

Advanced Micro Devices

AmZ8000 Family Reference Manual

Principles of Operation AmZ8001/2 Processor Instruction Set

PREFACE

The present state of MOS LSI semiconductor technology has permitted very powerful and complex general purpose processors to be economically incorporated into a single silicon chip. This capability ushers in a new era of system design, where for the first time low cost tools are available for solving many complex problems. Significant levels of computing power are now available inexpensively and can be used both to lower the cost of high performance systems and to improve the efficiency of programmers in their increasingly more complex tasks.

The AmZ8000 family is the first processor family to fully exploit this new era, breaking tradition with the legacy of compromised performance dictated by past manufacturing technologies. The two processors in the family incorporate many of the features heuristically evolved from both minicomputer and main frame systems. This gives the applications programmer, the systems programmer and the system designer the power and flexibility required for today's complex systems.

This document describes the Processor Instruction Set in detail. The descriptions have been arranged with one instruction per page for completeness and for easy reference. This approach has been found to be suitable for both hardware designers and for programmers. There is no intention to be concise, but instead to provide users with complete, detailed, easy-to-understand descriptions of all the processor instructions.

The information in this document will later be updated and incorporated as the Instruction Chapter in a forthcoming AmZ8000 family reference manual. This document is one of several in support of the AmZ8000 family.

CONTENTS

PROCESSOR ORGANIZATION

Introduction
Register Structure
Stack Pointer6
Program Counter
Processor Status Information9
New Program Status Area Pointer
Refresh Counter12
Addressing Modes16
Operand Addressing
Memory Addressing
Interrupts and Traps
Instruction Format
Input/Output
Condition Codes43
Instruction Set
Instructions Arranged by Mnemonic241

PROCESSOR ORGANIZATION

Introduction

The AmZ8001 and AmZ8002 are initial members of the AmZ8000 sixteen bit microprocessor family. These central processing units (CPUs) are software compatible and hence, unless otherwise indicated, information contained in this document applies to both. The AmZ8001 handles 23-bit addresses giving it 8 Megabyte (8,388,608 bytes) addressing capability. Memory associated with the AmZ8001 system is considered to consist of 128 segments with 64 Kilobytes (65,536 bytes) per segment. Thus, the AmZ8001 is also known as the segmented version. On the other hand, the AmZ8002 has 16-bit (64 Kilobyte) addressing capability and is also known as the non-segmented version.

Register Structure

The CPUs are centered around sixteen 16-bit general purpose registers identified as RØ through R15. The desired register is usually designated by a four bit field in an instruction. In general, the instructions operate on byte (8-bit), word (16-bit), or long word (32-bit) operands. For byte operations, the first eight general purpose registers (RØ through R7) are treated as sixteen 8-bit registers identified as RLØ, RHØ, RL1 and so on to RL7 and RH7. A four bit field in an instruction designates the desired byte register. For operations requiring long-words, the 16-bit general purpose registers are grouped in pairs. For example, the RØ, R1 pair is identified as RRØ, the R2, R3 pair as RR2 and so on to the R14, R15 pair as RR14. Thus, the general purpose registers can also be treated as eight 32-bit registers. The three most significant bits of a 4-bit field in an instruction designate the desired register pair and the fourth bit should be zero. For certain 64-bit operands, the general purpose registers can also be grouped in quads. For example, the RØ, R1, R2 and R3 group is identified as RQØ, the R4, R5, R6 and R7 group as RQ4 and so on to the R12, R13, R14 and R15 group as RQ12. The two most significant bits of a four bit field in an instruction designate the desired quad register and the remaining two bits should be zero. Figure 1 depicts the AmZ8001 register structure and Figure 2 shows the AmZ8002 register structure. Table 1 is a summary of register addressing in byte mode and Table 2 is a summary for 16-bit, 32-bit and 64-bit modes.




FIGURE 1 AmZ8001 REGISTERS




FIGURE 2 AMZ8002 REGISTERS

Des	signati	8-Bit Mode		
ø	Ø	RHØ		
ø	Ø	Ø	1	RH1
Ø	Ø	1	Ø	RH2
ø	Ø	1	1	RH3
Ø	1	Ø	Ø	RH4
Ø	1	ø	1	RH5
ø	1	1	Ø	RH6
ø	1	1	1	RH7
1	Ø	Ø	Ø	RLØ
1	Ø	Ø	1	RL1
1	Ø	1	Ø	RL2
1	Ø	1	1	RL3
1	1	Ø	Ø	RL4
1	1	Ø	1	RL5
1	1	1	Ø	RL6
1	1	1	1	RL7

Table 1. Byte Mode Register Addressing

Designation Field				16-BIT Mode	32-BIT Mode	64-BIT Mode		
0	0	0	0	R0	RRO			
0	0	0	1	R1	KKU	RQO		
0	0	1	0	R2	RR2	NQO		
0	0	1	1	R3	KK2			
0	1	0	0	R4	RR4			
0	1	0	1	R5	NK4	RQ4		
0	1	1	0	R6	RR6	NQ+		
0	1	1	1	R7	KKO			
1	0	0	0	R8	RR8			
1	0	0	1	R9	NKO	RQ8		
1	0	1	0	R10	RR10	NQ0		
1	0	1	1	RII	KKTO			
1	1	0	0	R12	RR12			
1	1	0	1	R13	MNIZ	RQ12		
1	1	1	0	R14	RR 14	תעוב		
1	1	1	1	R15	INIT			

Table 2. Register Addressing

The registers may contain operands or address information. When a register pair contains a long-word operand, the even numbered register of the pair holds the most significant 16-bit while the odd numbered register of the pair holds the least significant 16-bits. When a register quad is specified for 64-bit data, the first register holds the most significant 16-bits and the last register of the quad holds the least significant 16-bits. For example, RØ is the first register and R3 is the last register of the quad RQØ, R4 is the first and R7 is the last of the quad RQ4 and so on.

In AmZ8001 a register pair will be needed to specify the required 23-bit address. The 7-bit segment number is always specified in the even numbered register and 16-bit offset is specified in the odd numbered register of the pair.

Stack Pointer

The architecture allows the creation and maintenance of stacks in the memory. Any of the general purpose registers (except RRØ in AmZ8001 and RØ in AmZ8002) can be designated as a stack pointer in the PUSH and POP instructions. However, for the CALL and RETURN instructions, specific general purpose registers are implied as stack pointers.

In the AmZ8001, the general purpose register pair RR14 is the implied stack pointer. The seven bit segment number is contained in R14 and R15 contains the 16-bit offset value. The segment number together with the offset value forms a 23-bit segmented address. For the AmZ8002, the general purpose register R15 is the implied stack pointer and contains the required 16-bit address. It should be remembered that the implied stack pointers are still general purpose registers. In other words, certain implied general purpose registers are given stack pointer attributes in addition to their normal general purpose characteristics.

The processors can operate in one of two selectable modes: SYSTEM and NORMAL. The SYSTEM mode is sometimes called supervisor or privileged

mode and the NORMAL mode is sometimes known as problem or non-privileged mode. Separation of system and normal stacks is a desirable in order to facilitate sophisticated system designs. This is accomplished by providing SYSTEM STACK POINTER in addition to NORMAL STACK POINTER.

In the AmZ8001 two additional registers R14¹ and R15¹ are provided corresponding to R14 and R15. When AmZ8001 is operating in the SYSTEM mode, R14¹ will be used as the general purpose register whenever R14 is specified. Similarly R15¹ will be used instead of R15 in the SYSTEM mode for both AmZ8001 and AmZ8002. Thus, the register pair R14¹, R15¹ (identified as RR14¹) is the implied SYSTEM STACK POINTER for the AmZ8001 and R15¹ is the implied SYSTEM STACK POINTER for the AmZ8002. Although R14 and R15 are not used in the SYSTEM mode, instructions are provided such that these two general purpose registers can be accessed without actually switching the operating mode. The SYSTEM STACK POINTER will be used during program interruptions to save the pre-interrupt status irrespective of the selected operating mode.

Program Counter

The CPU operation is controlled by instructions fetched from the memory. The address for instruction fetch is supplied by the PROGRAM COUNTER (PC). Figure 3 shows the AmZ8001 program counter. It consists of two words, seven bits of the first word are used to specify the segment number and 16-bit offset is specified in the second word. The segment number designates one of 128 segments and the 16-bit offset designates a memory location in that segment. The instructions are always word aligned and the PC is incremented by multiples of 2 to fetch instructions from sequential memory locations. It should be noted that incrementing the offset cannot affect the segment number. In other words, carry from offset will not propagate into the segment number of the PC; instead the offset counter will simply wrap around. Figure 4 shows the AmZ8002 PC format consisting of 16 bits. Except for the absence of the segment number portion PC operation of the AmZ8001 and AmZ8002 are identical. When reset, the AmZ8001 PC SEG will be automatically loaded from memory address 4 and PC OFFSET will be automatically loaded from address 6. AmZ8002 PC will be automatically loaded from memory address 2 upon reset. All these memory addresses are located in segment Ø.




FIGURE 3 AmZ8001 PROGRAM COUNTER



FIGURE 4 AMZ8002 PROGRAM COUNTER

Processor Status Information

The contents of the program counter and FLAG AND CONTROL WORD (FCW) are collectively called the Processor Status Information. The FCW of the AmZ8001 is shown in Figure 5. The most significant byte contains five control bits - Segmentation Enable (SEG), Normal/System (N/S), Stop Enable (SE), Vectored Interrupt Enable (VIE) and Non-Vectored Interrupt Enable (NVIE). The least significant byte contains six CPU flag bits - Carry (C), Zero (Z), Sign (S), Parity/Overflow (P/V), Decimal Adjust (DA), and Half Carry (H). The remaining bits are reserved for future expansion. The FCW for the AmZ8002 is shown in Figure 6. It is identical to Figure 5 except that the SEG bit is not available in the AmZ8002.

The flag portion of the FCW contains processor flags necessary to characterize the results from data manipulation operations. The half carry (H) flag is affected during arithmetic operations involving byte operands. A byte consists of two 4-bit digits. The H flag is used to indicate occurrence of a carry from the least significant digit into the most significant digit.

The Decimal Adjust (DA) flag is provided to facilitate conversion operations required to accomplish BCD arithmetic. The Parity/Overflow (P/V) is used to indicate parity of the result following certain non-arithmetic operations and occurrence of overflow condition following arithmetic operations. If both operands participating in an add operation have the same sign and the result has the opposite sign, an overflow has occurred. Subtraction is addition with the 2's complement of the subtrahend.

The CPU uses two's complement representation of numbers and hence the most significant bit is considered to be the sign bit. A "one" in the most significant bit position represents a negative number. The Sign reflects the state of the most significant bit position of a result after an arithmetic or logic instruction.

The Zero (Z) flag when set to 1 indicates that all bits (including sign) of a result are zero. In general, this flag is affected for both arithmetic and logic instructions.




FIGURE 5 AMZ8001 FLAG AND CONTROL WORD

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Ø
N	/S	SE	VIE					С	Z	S	P/V	DA	Н		200000000000

FIGURE 6 AMZ8002 FLAG AND CONTROL WORD

The Carry (C) flag is used to indicate occurrence of a carry from the most significant bit position after an arithmetic instruction. By convention, bits are numbered starting from zero, hence bit 7 (eighth bit) is the most significant for bytes, bit 15 (sixteenth bit) is the most significant for words and bit 31 (thirty-second bit) is the most significant for long words.

The CPU can handle three types of external interrupts: non-maskable, non-vectored and vectored. The NVIE and VIE bits control the latter two. The non-maskable interrupt cannot be disabled in the CPU. On the other hand, vectored and non-vectored interrupts can be disabled by clearing the corresponding FCW bit to Ø. In other words, an interrupt enable bit must be 1 before the corresponding external interrupt signal will be recognized. The non-maskable interrupt has the highest priority while vectored interrupt has the next lower and non-vectored has the lowest priority.

The Stop Enable (SE) bit is provided to facilitate stopping the processor after executing a single instruction. There is an external input to the processor that participates in this operation. When the SE bit is 1, the external input signal will be honored.

The N/S bit determines the operating mode; logical "one" indicates SYSTEM and logical "zero" indicates NORMAL. In the System mode, all instructions are valid and are executed. In the Normal mode, only those instructions are valid that cannot be used to affect the system integrity. The instructions that are not valid in the Normal mode are called System or Privileged instructions. The System instructions include those that inspect or modify the control bits of the FCW, those that participate in interprocessor communication and those that perform input/output operations. If a system instruction is encountered while operating in the Normal mode, the instruction execution is suppressed and a trap will be generated to cause program interruption.

The AmZ8001 deals with 23-bit segmented addresses whereas AmZ8002 uses 16-bit non-segmented addressing. The SEG bit in the FCW allows the AmZ8001 to operate in the non-segmented mode. When this bit is 1, the CPU is operating in the segmented mode. This bit will always be zero in the AmZ8002.

The most significant byte of the FCW contains the control bits. Hence any instruction that operates on these bits is a privileged instruction. Significance of the FCW bits is summarized in Table 3.

When reset, the FCW in AmZ8001 will be automatically loaded from memory location 2 (segment \emptyset) and the FCW in AmZ8002 will be automatically loaded from location \emptyset .

New Program Status Area Pointer

When a program interruption occurs, the CPU automatically saves the program status in the system stack. The program status consists of the processor status information and information relating to the reason for interruption called Identifier. After storing the pre-interrupt program status, new program status will be loaded into the FCW and PC. This new program status is obtained from pre-determined locations in the memory called New Program Status Area designated by the NEW PROGRAM STATUS AREA POINTER (NPSAP). The NPSAP in AmZ8001 is shown in Figure 7. It consists of two 8-bit registers, one for the 7-bit segment number and the other for the most significant eight bits of the offset. On the other hand, only one 8-bit register is used in the AmZ8002 as shown in Figure 8. This register specifies the most significant 8-bits of the 16-bit address. Access to the NPSAP is by using the LDCTL instruction.

Refresh Counter

Both AmZ8001 and AmZ8002 contain a refresh counter to facilitate dynamic memory system implementations. The refresh counter is illustrated in Figure 9 consisting of a 9-bit binary ROW COUNTER and 6-bit binary RATE COUNTER and a REFRESH ENABLE (RE) bit. The RATE COUNTER is a programmable modulo 64 counter clocked at 25% of the frequency of the clock driving the CPU. The ROW COUNTER is clocked whenever the RATE COUNTER overflows. The




FIGURE 7 AMZ8001 NEW PROGRAM STATUS AREA POINTER




FIGURE 8 AMZ8002 NEW PROGRAM STATUS AREA POINTER




FIGURE 9 REFRESH COUNTER

The automatic refresh feature can be disabled by loading a zero into REFRESH ENABLE bit. When the CPU is reset for initialization, this bit is set to "1" i.e. refresh is enabled. Access to the refresh counter is made using the LDCTL instruction.

Addressing Modes

Operands needed to execute an instruction are designated by register addresses, memory addresses or I/O addresses. The addressing mode of a given instruction not only designates the relevant address space but also defines the method to be used in computing the operand address. Addressing modes are either explicitly specified or implied by the instruction. Eight explicit addressing modes are provided: Register (R), Indirect Register (IR), Direct Address (DA), Immediate (IM), Indexed (X), Base Address (BA), Base Indexed (BX) and Relative Address (RA). Autoincrement and Autodecrement are the two implied addressing modes in block and string manipulation instructions.

The following is a detailed explanation of explicit addressing modes.

Register (R) Mode: The operand used by the instruction is located in a general purpose register as shown in Figure 10. The instruction specifies the length of the operand (byte, word or long word) and a 4-bit field in the instruction designates the intended register.

Indirect Register (IR): The instruction designates a general purpose register; contents of the designated register are not the operand but address of the operand. The AmZ8001 deals with 23-bit segmented addresses and hence a register pair is designated by the instruction. The first register contains the 7-bit segment number and the second register contains the 16-bit offset as shown in Figure 11. Any general purpose register pair except RRØ can be designated for this addressing mode. The AmZ8002 requires only 16-bit addresses as shown in Figure 12 and hence any general purpose register except RØ can be designated for IR addressing mode.

Direct Address (DA): The instruction itself explicitly specifies an address and the operand used by the instruction is located at that address. In AmZ8001 direct addresses are specified in one of two formats - long offset and short offset. For the long offset, the memory word immediately




FIGURE 10 AmZ8001 AND AmZ8002 REGISTER ADDRESSING MODE




FIGURE 11 AMZ8001 INDIRECT REGISTER ADDRESSING MODE



FIGURE 12 AMZ8002 INDIRECT REGISTER ADDRESSING MODE

following the instruction opcode word contains the 7-bit segment number and the memory word immediately following the segment number word is the 16-bit offset as shown in Figure 13A. For the shoft offset, the memory word immediately following the instruction opcode word contains both 7-bit segment number and 8-bit offset as shown in Figure 13B. In AmZ8002, the memory word immediately following the instruction opcode word contains the 16-bit address as shown in Figure 14.

Immediate (IM): The instruction itself contains the operand as shown in Figure 15. In general, the memory word immediately following the instruction opcode word contains the immediate operand. In case of 32-bit immediate operand, two memory words immediately following the instruction opcode word are used.

Indexed (X): The instruction designates a 16-bit general purpose register as the index register. Any general purpose register except RØ can be used as the index register. The instruction also specifies an address as in the direct address mode. In the AmZ8001, the 16-bit contents of the designated index register are added to the 16-bit offset value specified in the instruction. Both index and offset are treated as 16-bit unsigned integers and any carry from the most significant bit position during this addition is ignored. The resulting 16-bit sum together with the 7-bit segment number specified in the instruction is used as 23-bit segmented address as depicted in Figure 16A. The operand will be located at this address in memory. If short offset is used in the AmZ8001 for indexed addressing mode, the memory word immediately following the instruction opcode word contains both a 7-bit segment number and an 8-bit offset as shown in Figure 16B.

A 16-bit unsigned integer is formed whose least significant byte is the 8-bit offset specified and most significant byte is zero. The 16-bit word thus formed is added to the 16-bit unsigned integer contained in the designated general purpose register. Any carry from the most significant bit position during this addition is ignored. The 16 bits resulting from this addition together with the 7-bit segment number specified is the 23-bit address. The operand will be located in the memory at this address.




FIGURE 13A AMZ8001 DIRECT ADDRESSING MODE--LONG OFFSET




FIGURE 13B AmZ8001 DIRECT ADDRESSING MODE--SHORT OFFSET




FIGURE 14 AmZ8002 DIRECT ADDRESSING

OP CODE	DIGIT OPERAND							
IMMEDIATE 4-BIT OPERAND (DIGIT)								
OP CODE	BYTE 0	PERAND						
IMMEDIATE 8-BIT	OPERAND (BYTE)							
OP C	ODE							
DVTC ODEDAND								
BYTE OPERAND	L							
ALTERNATIVE IMMEDIATE 8-BIT OPERAND (BYTE)								
00.0	ODE.							
OP C	UDE							
WORD OPERAND								
IMMEDIATE 16-BIT OPERAND (WORD)								
OP CODE								
MOST SIGNIFICANT 16	BITS OF OPERAND							
LEAST SIGNIFICANT 1	6 RITS OF OPERANI	1						
IMMEDIATE 32-BIT OPERAND (LONG WORD)								

FIGURE 15 AMZ8001 AND AMZ8002 IMMEDIATE ADDRESSING MODE




FIGURE 16A AMZ8001 INDEXED ADDRESSING MODE (LONG OFFSET)




FIGURE 16B AMZ8001 INDEXED ADDRESSING MODE (SHORT OFFSET)

In AmZ8002, the memory word immediately following the instruction opcode word contains a 16-bit address as shown in Figure 17. This unsigned integer is added to the 16-bit unsigned integer located in the designated index register. The carry from the most significant bit position during this addition is ignored. The resulting 16-bit address is where the operand is located in the memory.

Base Address (BA): The instruction designates a general purpose register as the base address register. In case of AmZ8001, the instruction designates a register pair such that the 7-bit segment number is contained in one register and 16-bit offset is contained in the other as shown in Figure 18. In case of AmZ8002, the designated base address register contains 16-bit address as shown in Figure 19. Any general purpose register except RØ or register pair except RRØ can be designated as the base address register. The memory word immediately following the instruction opcode word contains a 16-bit displacement. Both displacement and base address are treated as unsigned binary integers. The 16-bit displacement is added to the 16-bit base address (16-bit offset is AmZ8001) and carry occurring from the most significant position during this addition is ignored. The resulting 16-bit value (together with the segment number of the base address in AmZ8001) is the address of the operand in memory.

Base Indexed (BX): The instruction designates a general purpose register (register pair in AmZ8001) as the base address register. The instruction also designates a 16-bit general purpose register as displacement. Any general purpose register except RØ (AmZ8002) or any register pair except RRØ (AmZ8001) can be used as the base address register. Similarly any general purpose register except RØ can be used as the displacement register. Both base address and displacement are unsigned integers.

The 16-bit displacement is added to the base address (or offset of the base address in AmZ8001) and carry from the most significant bit position during this addition is ignored. The 16-bit result (together with base address segment number) is the address of the operand in memory.

Figure 20 and Figure 21 illustrate this addressing mode for AmZ8001 and AmZ8002.




FIGURE 17 AMZ8002 INDEXED ADDRESSING MODE




FIGURE 18 AmZ8001 BASE ADDRESS MODE




FIGURE 19 AMZ8002 BASE ADDRESS MODE




FIGURE 20 AmZ8001 BASE INDEX ADDRESSING MODE




FIGURE 21 AMZ8002 BASE INDEX ADDRESSING MODE

Relative Address (RA): The instruction itself contains a displacement. This displacement is a signed integer using two's complement notation. The number of bits allocated to represent the displacement depend on the instruction where relative addressing mode is available. The displacement is sign extended appropriately to obtain a signed 16-bit displacement. The sign extended displacement is added to the 16-bit program counter (PC OFFSET in AmZ8001). Carry from the most significant bit position during this addition is ignored. As soon as the instruction using the relative address mode is fetched, the PC will be updated. Hence, updated PC value (i.e. address of the following instruction) will be used for address calculation.

The 16-bit value obtained by adding the PC and displacement (together with the segment number in AmZ 8001) is the address of the operand in memory. Figure 22 and Figure 23 illustrate the relative addressing mode.

Autoincrement and Autodecrement: These two implied addressing modes are only used in string manipulating instructions. These addressing modes are a variation of the IR addressing mode. The instruction designates a general purpose register (or a register pair in AmZ8001) whose contents are used as the address. After fetching the operand, the contents of the register are incremented or decremented depending on Autoincrement or Autodecrement. In case of AmZ8001, only the register containing the offset is affected and any carry resulting from this operation is ignored. For byte operations incrementing or decrementing by 1 occurs. For word operations incrementing or decrementing by 2 takes place.




FIGURE 22A AMZ8001 RELATIVE ADDRESSING MODE -- (ONE WORD INSTRUCTION)




FIGURE 22B AMZ8001 RELATIVE ADDRESSING MODE--(TWO WORD INSTRUCTION)




FIGURE 23A AMZ8002 RELATIVE ADDRESSING MODE--(ONE WORD INSTRUCTION)




FIGURE 23B AMZ8002 RELATIVE ADDRESSING MODE--(TWO WORD INSTRUCTION)


Operand Addressing

Seven types of operands are handled by the instructions - bits, digits (4-bits), bytes (8-bits), words (16-bits), long words (32-bits), byte strings and word strings. In general, operands may be contained in a general purpose register or located in memory. However, string operands must be located in memory only. The elements of a string reside in consecutive memory locations.

Figure 24 illustrates the conventions used in relating one operand type to another. A byte consists of two digits:; two bytes make a word and two words make a long word. The left most element whether bit, digit or byte is always the most significant. Bits of an operand are numbered from right to left starting with zero for the least significant bit. The bit operand located in a general purpose register is addressed by the designation of the byte register containing the desired bit and specifying the bit number in that byte. Bit operands can also be addressed by designating a 16-bit general purpose register holding the word that contains the desired bit and the bit number in that word. Digits are always addressed by designating the byte register containing the desired digit. Word and long word operands located in registers are addressed by the register or register pair designation. When a long word is specified using a register pair, the even numbered register of the pair contains the most significant 16-bits and the odd numbered register of the pair contains the least significant 16 bits.

Memory Addressing

Memory address space is viewed as a chain of consecutively numbered (in ascending order) bytes as shown in Figure 25. Also note that the numbering starts with zero. The number of each byte is its address. Thus, the byte is the basic addressable element in memory. A word in memory spans two byte addresses. The most significant byte of a word must always be an even address and the least significant byte is the immediately following odd address. This arrangement is called "word aligned". Thus, words are addressed by the address of the most significant byte








Figure 24. Operand Notation








FIGURE 25. MEMORY ADDRESSING

or even address. A long word in memory spans two words or four bytes. The most significant 16-bits are contained at a word address and the least significant 16-bits are contained at the immediately following word. For example a long word is contained in memory addresses Ø and 2, then location Ø contains the most significant 16-bits and location 2 contains the least significant 16 bits. Long word operands in memory are addressed by specifying the address of the most significant byte of the most significant word. For example, address Ø is used for a long word operand located at locations Ø and 2. Instructions are always addressed as words and hence instructions in memory must be word aligned.

The CPU can handle both byte and word string operands. parameters are needed to specify a string - starting address (address of the first element) and the length of the string expressed in terms of the number of elements in the string as depicted in Figure 26. For example, a word string starting at address 100 and 25 words long will be characterized by the starting address 100 and length 25. Similarly a byte string which is 15 bytes long and starts at address 157 will be characterized by the starting address 157 and its length 15. By specifying Autoincrement addressing mode in a string manipulating instruction, successive elements of strings specified in the above manner can be accessed for processing. String operands can also be specified by the ending address (address of the last element) instead of the starting address and the length expressed in terms of number of elements in the string. Autodecrement addressing mode is used to access successive elements of the string in this case. It should be noted that when dealing with byte strings, there are no restrictions on whether the starting and ending addresses are odd or even. However, because of the word alignment requirement, word strings can have only even addresses.




Figure 26. String Operands

Interrupts and Traps


Program interruptions are divided into two groups - interrupts and traps. In general, interrupt is an external asynchronous event needing the CPU's attention. Trap usually is a synchronous event resulting from the execution of certain instructions under some specified condition. Also an interrupt may be disabled in the CPU by an appropriate control bit in the FCW; traps cannot be disabled. Procedures followed by the CPU are essentially the same for interrupts and traps.

When an interruption occurs, the current program status information is automatically pushed on the system stack as shown in Figure 27. As discussed before, program status consists of Processor Status (PC and FCW) and a 16-bit word called Identifier. The Identifier contains information relating to the reason for this interruption.


There are three interrupts listed in order of decreasing priority: non-maskable, vectored and non-vectored. There are four traps: system call, unimplemented opcode, privileged instruction in normal mode and segmentation error. For all three interrupts the Identifier is a 16-bit entity supplied by the interrupting device. The Identifier in case of traps (except segmentation error) is the first word of the instruction that caused the trap. This word always contains the instruction opcode.

The segmentation error actually results from several exception conditions that could occur when the Memory Management Unit (AmZ8010) is used in an AmZ8001 system. Detailed discussion of the Memory Management unit is beyond the scope of this document. It is sufficient for the current discussion to know that the Identifier for the segmentation error trap will be supplied by the Memory Management circuitry.

After saving the program status in the system stack, new processor status is automatically obtained from a predetermined area in memory called New Program Status Area. The New Program Status Area Pointer (NPSAP) specifies the area in memory where the New Program Status Area is located. In AmZ 8001,



AMZ8001 PROGRAM STATUS-SAVING SEQUENCE




AMZ8002 PROGRAM STATUS-SAVING SEQUENCE

FIGURE 27. PRE-INTERRUPT PROGRAM STATUS IN THE STACK

NPSAP consists of a 7-bit segment number and most significant eight bits of the offset. In AmZ8002 this pointer contains the most significant eight bits of the address. The CPU utilizes a predetermined value in the least significant eight bits of the NPSAP offset. Figure 28 and Figure 29 show the New Program Status Area format. For example, in AmZ8001, the first four locations are used for segmentation error, next four locations for system call trap and so on.

The format of storage for all interruptions is the same. In AmZ8001, New Program Status is contained in four consecutive memory locations. These are in ascending order, Reserved Word, New FCW, new PC SEG and PC OFFSET. The first location for every new processor status area of AmZ8001 is reserved for future CPU expansion and should not be used in the interest of upward software compatibility. In the AmZ8002, only two memory locations are needed for the new processor status information. Two consecutive memory locations in ascending address are used for new FCW and new PC.



FIGRE 28. AMZ8001 New Program Status Area




FIGURE 29. AmZ8002 New Program Status Area

Instruction Format

The CPU instructions are one to five words long depending on the type of instruction and addressing mode. Instructions are located in memory and must be word aligned. The first word of an instruction always contains the opcode. Depending on the addressing mode, one or more words will follow the opcode word of an instruction. Figure 30 illustrates the general opcode word format. Some instructions contain fields that differ from the generalized format shown. All such variations can be ascertained by referring to the individual instruction descriptions found in later sections of this document. In Figure 30, the Mode Field (bit 14 and bit 15), together with bit 12 and bit 13 and bits 4, 5, y and 7 determine the applicable addressing mode. Bit 8 of the opcode word specified word or byte operand whenever applicable. Table 3 is a summary of addressing mode decoding. Bits 4, 5, 6 and 7 normally designate a general purpose register. Note that when designating a register pair, bit 4 must be zero and only 5, 6 and 7 are used.

From Table 3 it can be seen that for Register Mode of addressing there are no restrictions on the values of bits 4, 5, 6 and 7. Only the Mode field is needed to specify this addressing mode. This allows designating any general purpose register. However, for IM, RA and DA addressing modes, bits 4, 5, 6 and 7 must all be zero. For these addressing modes zeros in bits 4, 5, 6 and 7 are not interpreted as general purpose register number zero. Similarly, for IR, BA, X and BX addressing modes, bits 4,5, 6 and 7 cannot be zero. In other words, general purpose register number zero cannot be used in these addressing modes. It should be emphasized that if a register pair is needed for these addressing modes, bit 4 is always zero and non-zero comment applies to bits 5, 6 and 7.




FIGURE 30. GENERAL INSTRUCTION FORMAT

MODE BITS 15, 14	OP CODE BITS 13, 12	REG BITS 7,6,5,4	ADDRESSING MODE
1 0	xx	XXXX	R
0 0	Any Value but 1 1	0	IM
0 0	Any Value but 1 1	Non-Zero	IR
0 0	1 1	0	RA
0 0	1 1	Non-Zero	ВА
0 1	XX	0	DA
0 1	Any Value but 1 1	Non-Zero	X
0 1	1 1	Non-Zero	ВХ

Table 3. Addressing Mode Encoding

Input/Output

A set of input/output (I/O) instructions is provided to perform 16-bit or 8-bit transfers between the CPU and I/O devices. Input/Output devices are addressed using a 16-bit address called port address. Conceptually the port address is very similar to a memory address. Logically, however, port address space is not a part of the memory address space. Although memory and port address information is physically transmitted on the same bus lines in hardware, means are provided to distinguish memory addresses from I/O addresses using status output lines supplied by the CPU. Port address generation uses the same methodology that is used to generate operand addresses in the non-segmented CPU using IR and DA addressing modes.

Two types of I/O instructions are available - standard I/O and special I/O. The address space used by the special I/O is logically separate from the standard I/O. Special I/O address space can be distinguished from the standard I/O space using the status output lines from the CPU. A byte transferred using the standard I/O instruction appears on the least significant 8 bus lines in hardware. However, when transferring a byte using special I/O instruction, the byte will be on the most significant 8 bus lines. This is the only major difference between standard I/O and special I/O operations. Major discussion on the special I/O instructions is beyond the scope of this document. It should be enough to mention that special I/O instructions are intended for communicating with the Memory Management unit. The I/O instructions exist not only to transfer single words or bytes of data, but also blocks of data from contiguous memory locations.

Condition Codes

The Condition Code (CC) is a 4-bit field in some instructions that specifies certain flag settings. The operation performed by the instruction is in most cases determined by the outcome of comparing the actual flag settings with that specified by the CC field. Instructions that specify CC field include conditional jumps, return from subroutine and block/string manipulating instructions. The Condition Code definitions consist of true and

false settings of the C, Z and P/V flags, signed and unsigned comparisons as shown in Table 4. One of the CC values specifies unconditional combination in which flag settings are ignored.

CC FIELD		MEANI	NG	FLAGS	
1110	NZ	-	Not zero	Z = Ø	
0110	Z	-	Zero	Z = 1	
1111	NC	-	No carry	C = Ø	
0111	С	-	Carry	C = 1	
1100	P0	-	Parity odd	P/V = Ø	
0100	PE	-	Parity even	P/V = 1	
1101	PL	-	Plus	S = Ø	
0101	MI	-	Minus	S = 1	
1110	NE	-	Not equal	Z = Ø	
0110	EQ	-	Equal	A = 1	
1100	NOV	-	Overflow is reset	P/V = Ø	
0100	ov	_	Overflow is set	P/V = 1	
	SIGNED CO	OMPARI	SONS:		
1001	GE	-	Greater than or equal	S XOR P/V =	Ø
0001	LT	-	Less than	S XOR P/V =	1
1010	GT	-	Greater than	Z OR (S XOR	P/V) = Ø
0010	LE	-	Less than or equal	Z OR (S XOR	P/V) = 1
	UNS I GNE D	COMPA	ARISONS:		
1111	L GE	-	Logical greater than or equal	C = Ø	
0111	LLT	-	Logical less than	C = 1	
1011	LGT	-	Logical greater than	C = Ø AND Z	= Ø
0011	LLE	-	Logical less than or equal	C OR Z = 1	
1000	UNCON	DITION	IAL		

TABLE 4. CC - FIELD DECODING

INSTRUCTION SET

The following pages contain detailed description of the individual instructions. Figure 31 illustrates a sample of the information presented with each instruction.

Top left hand corner shows the title of the instruction and then the mnemonic at the top center in each page. If an instruction is priviliged, this fact will be noted to the right of the mnemonic. The operation performed by the instruction is represented by symbolic notation or a simple diagram whenever possible. In the symbolic notation, the operand lengths are designated by two integers separated by a colon between two angled brackets. For example dst<0:15> means that the destination operand occupies 16-bits. If there is only one integer contained between the brackets then the integer represents the bit number in an operand. For example, src<8> means bit number 8 of the source operand.

A detailed description of the instruction follows the operation. Also shown with each instruction are the applicable addressing modes for that instruction. The instruction format is shown with appropriate fields labelled. The instruction format shows the pre-assigned bit patterns for the fields whenever appropriate. The number of memory locations occupied by the instruction can also be found in the instruction format. For example, in Figure 31, SETB instruction using R addressing mode occupies one memory word.

To the left of the instruction format are the CPU characteristics and offset representation using the following abbreviations: S = Segmented, NS = Non-segmented, SSO = Segmented Short Offset, SLO = Segmented Long Offset. The numbers to the right of the instruction format represent the execution time for the instruction in number of clock cycles. Above each instruction format is the general notation representing the operands needed for the instruction. At the bottom of each page is a description and summary of the flags affected. Any shaded areas in the instruction formats are reserved for future CPU expansion and should not be used.




FIGURE 31. SAMPLE INSTRUCTION PAGE

ADC Rd, Rs

R S,NS 1 0 1 1 0 1 0 1 Rs Rd

5 Operation

dst<0:15> +src<0:15> + dst<0:15> + C

Description

The contents of the general purpose registers designated by the Rs (source) and Rd (destination) fields of the instruction are added together along with the carry flag to obtain the result. The 16-bit result is loaded into the destination register, whose original contents are lost. The contents of the source are not altered.

Flags:

- C: Set to 1 if there is carry from the most significant bit position of the word. Reset otherwise.
- Z: Set to 1 if result is zero. Reset otherwise.
- S: Set to l if result is negative. Reset otherwise.
- P/V: Set to 1 on arithmetic overflow. Reset otherwise.

С	Z	S	P/V			AFFECTED
Γ				DA	Н	UNAFFECTED

R

ADCB Rd, Rs

S,NS 1 0 1 1 0 1 0 0 Rs Rd

5 Operation

Dst<0:7> + Src<0:7>+ Dst<0:7>+ C

Description

The contents of the general purpose byte registers designated by the Rs (source) and Rd (destination) fields of the instruction are added together along with the carry flag to obtain the result. The 8-bit result is loaded into the destination register, whose original contents are lost. The contents of the source are not altered.

Flags

- C: Set to 1 if there is a carry from most significant bit position of the byte. Reset otherwise.
- Z: Set to 1 if result is zero. Reset otherwise.
- S: Set to 1 if result is negative.
 Reset otherwise.
- P/V: Set to 1 on arithmetic overflow. Reset otherwise.
 - DA: Reset always.
 - H: Set to 1 on carry from the least significant digit of result. Reset otherwise.

C Z S PV DA H AFFECTED
UNAFFECTED

		ADD Rd, Rs		
R	S,NS	10000001 Rs Rd	4	Operation
		ADD Rd, IM		dst<0:15> +src<0:15> + dst<0:15>
MI	S,NS	0 0 0 0 0 0 0 1 0 0 0 0 Rd	7	
		OPERAND		
		ADD Rd, src		Description
IR	S,NS	0 0 0 0 0 0 0 1 Rs ≠ 0 Rd	7	Source operand and destination operand words are added together
				and the 16-bit result is loaded into the destination. The
D.		ADD Rd, src	0	contents of the source are not altered and the original con- tents of the destination are
DA	NS	0 1 0 0 0 0 0 1 0 0 0 0 Rd ADDRESS	9	lost. The source is determined by the applicable addressing mode
				and the destination is always a general purpose register
D.A.		ADD Rd. src	10	designated by the Rd field of the instruction.
DA	SS0	0 1 0 0 0 0 0 1 0 0 0 0 Rd 0 SEGMENT OFFSET	10	
		O SEGNERY OFF SE		
DA.	SLO	ADD Rd, src		
DA	320	0 1 0 0 0 0 0 1 0 0 0 0 Rd 1 SEGMENT	12	
		OFFSET		
X	NS	ADD Rd, src 0 1 0 0 0 0 0 1 Rs ≠ 0 Rd	10	
_ ^		ADDRESS		
x	SS0	ADD Rd, src 0 1 0 0 0 0 0 1 Rs ≠ 0 Rd	10	
^		O SEGMENT OFFSET	10	
				Flags:
X	SL0	ADD Rd, src 0 1 0 0 0 0 0 1 Rs ≠ 0 Rd	13	C: Set to 1 if there is a carry from the most significant
		1 SEGMENT		bit position of the word. Z: Set to 1 if result is zero.
		OFFSET		Reset otherwise. S: Set to 1 if result is negative. Reset otherwise.
				P/V: Set to 1 on arithmetic over- flow.
		C Z S PV AFFECTED		
		DA H UNAFFECTED		


		ADDB Rd, Rs		
R	S,NS	10000000 Rs Rd	4	<u>Operation</u>
		ADDB Rd, IM		dst<0:7> ← src<0:7> + dst<0:7>
IM	S,NS	00000000 0000 Rd	7	Description
		OPERAND		Description Source operand and destination
		ADDB Rd, src		operand bytes are added together and the 8-bit result is loaded
IR	S,NS	00000000 Rs ≠ 0 Rd	7	into the destination. The contents of the source are not
				altered and the original contents of the destination are lost.
D.A	NS	ADDB Rd, src	9	The source is determined by the applicable addressing mode and the destination is always a
DA	úΣ	0 1 0 0 0 0 0 0 0 0 0 0 Rd ADDRESS	9	general purpose byte register designated by the Rd field of
		ADDICESS		the instruction.
		ADDB Rd, src		
DA	SSO	0 1 0 0 0 0 0 0 0 0 0 Rd	10	
		O SEGMENT OFFSET		
		ADDB Rd, src		
DA	SL0	0 1 0 0 0 0 0 0 0 0 0 Rd	12	
		1 SEGMENT		
		OFFSET		
		ÀDDB Rd, src		
Х	NS	0 1 0 0 0 0 0 0 Rs ≠ 0 Rd	10	
		ADDRESS		
		ADDB Rd, src		
Х	SSO	01000000 Rs ≠ 0 Rd	10	
		O SEGMENT OFFSET		
		ADDB Rd, src		
Х	SLO	0 1 0 0 0 0 0 0 Rs ≠ 0 Rd	13	Flags:
		1 SEGMENT		C: Set to 1 if there is a carry
		OFFSET		<pre>from the most significant bit position of the byte. Z: Set to l if result is Zero.</pre>
				Reset to 1 if result is zero. S: Set to 1 if result is negative.
				Reset otherwise. P/V: Set to 1 on arithmetic overflow.
		C Z S P/V DA H AFFECTED		DA: Always reset. H: Set to l if there is a carry
		UNAFFECTED		from the least significant digit.

		ADDL Rd, Rs		
R	S,NS	10010110 Rs Rd	8	Operation
		ADDL Rd, IM		dst<0:31> + src<0:31> + dst<0:31>
ΙM	S,NS	0 0 0 1 0 1 1 0 0 0 0 0 Rd	14	
		31 OPERAND 16		Description
		15 OPERAND 0		Source operand and destination operand long words are added
		ADDL Rd, src		together and the result is loaded into the destination. The contents of the source
IR	S,NS	0 0 0 1 0 1 1 0 Rs≠0 Rd	14	are not altered and the original contents of the
		ADDL Rd, src		destination are lost. The source is determined by the applicable addressing mode and
DA	NS	0 1 0 1 0 1 1 0 0 0 0 0 Rd	15	the destination is always a general purpose register pair
		ADDRESS		designated by the Rd field of the instruction.
		AĎDL Rd, src		
DA	\$\$0	0 1 0 1 0 1 1 0 0 0 0 0 Rd 0 SEGMENT OFFSET	16	
		O SEGIENT OTT SET		
DA	SLO	ADDL Rd, src	18	
DA	310	1 SEGMENT	10	
		OFFSET		
		ADDL Rd, src		
Х	NS	0 1 0 1 0 1 1 0 Rs≠0 Rd	16	
		ADDRESS		
		ADDL Rd, src		
Х	SSÓ	0 1 0 1 0 1 1 0 Rs≠0 Rd	16	
		O SEGMENT OFFSET		
		ADDL Rd, src		
Х	SLO	0 1 0 1 0 1 1 0 Rs≠0 Rd	19	Flags:
		1 SEGMENT OFFSET		C: Set to 1 if there is a carry
		011351		from the most significant bit position of the long word. Z: Set to l if result is zero.
				Reset otherwise. S: Set to 1 if result is nega-
		ASSESSED		tive. Reset otherwise. P/V: Set to 1 on arithmetic overflow.
		C Z S PV AFFECTED DA H UNAFFECTED		

		AND Rd, src		
R	S,NS	10000111 Rs Rd	4	Operation Operation
		AND Rd, src		dst<0:15> + dst<0:15> A src<0:15>
IM	S,NS	00000111 0000 Rd	7	
		OPERAND		Description
		AND Rd, src		A logical AND operation is performed between the correspon- ding bits of the source and
IR	S,NS	0 0 0 0 0 1 1 1 Rs≠0 Rd	7	destination words. The source operand is determined by the
		AND Rd, src		applicable addressing mode, while the destination operand is always a general purpose
DA	NS	01000111 0000 Rd	9	word register, designated by the Rd field of the instruction.
		ADDRESS		The result of the operation is loaded into the destination,
				whose original contents are lost. The source contents are not altered.
DA	SSO	AND Rd, src	10	
21,		0 1 0 0 0 1 1 1 0 0 0 0 Rd 0 SEGMENT OFFSET	10	
DA	SL0	AND Rd, src	12	
DА	310	1 SEGMENT	12	
		OFFSET		
Χ	NC	AND Rd, src 0 1 0 0 0 1 1 1 Rs≠0 Rd	10	
Χ	NS	ADDRESS	10	
		ADDRESS		
		AND Rd, src		
Χ	\$\$0	0 1 0 0 0 1 1 1 Rs ≠ 0 Rd	10	•
		O SEGMENT OFFSET		
		AND Rd, src		
Χ	SL0	01000111 Rs≠0 Rd	13	
		1 SEGMENT		
		OFFSET		
				Flags:
				Z: Set to 1 if result is zero. Reset otherwise.
		Z S AFFECTED C PV DA H		S: Set to 1 if result is negative. Reset otherwise.
		UNAFFECTED		

		ANDB Rd, src		
R	S,NS	10000110 Rs Rd	4	Operation
		ANDB Rd, src		dst<0:7> ← dst<0:7> ∧ src<0:7>
IM	S,NS	0 0 0 0 0 1 1 0 0 0 0 0 Rd	7	
		OPERAND	·	
		ANDB Rd, src		Description
IR	S,NS	0 0 0 0 0 1 1 0 Rs ≠ 0 Rd	7	performed between the corres- ponding bits of the source and
		ANDROLL		destination bytes. The source operand is determined by the
2.4		ANDB Rd, src	•	applicable addressing mode, while the destination operand is always a general purpose byte
DA	NS	0 1 0 0 0 1 1 0 0 0 0 0 0 Rd ADDRESS	9	register, designated by the Rd field of the instruction.
				The result of the operation is loaded into the destination, whose original contents are
DA.	660	ANDB Rd, src	10	lost. The source contents are not altered.
DA	\$\$0	O SEGMENT OFFSET	10	
ı		AND D.J.		
DA	SL0	ANDB Rd, src	12	
		1 SEGMENT		
		OFFSET		
		ANDB Rd, src		
Х	NS	0 1 0 0 0 1 1 0 Rs≠0 Rd	10	
		ADDRESS		
		_ANDB_Rd, src		
Х	\$\$0	0 1 0 0 0 1 1 0 Rs≠0 Rd	10	
		O SEGMENT OFFSET		
		ANDB Rd, src		
Х	SL0	01000110 Rs≠0 Rd	13	
		1 SEGMENT		
		OFFSET		
				Flags:
		Z S PV AFFECTED		Z: Set to 1 if result is 0.Reset otherwise.S: Set to 1 if result is negative.
		C DA H UNAFFECTED		Reset otherwise. P/V: Set to 1 if parity of result
			-	is even. Reset otherwise.

R



10

Operation


Description

The selected bit of the word destination register is tested and the Z flag is affected. The destination word operand is the general purpose register designated by the Rd field of the instruction. The bit to be tested is determined from a binary decode of the least significant 4 bits of a general purpose word register. This register is designated by the Rs field. The contents of the destination are unaltered.


	Z					AFFECTED
С		S	P۷	DA	Н	UNAFFECTED

Flags:

Z: Set to 1 if selected bit of destination operand is zero. Reset otherwise.



R



10

Operation _____

Description

The selected bit of the byte destination register is tested and the Z flag is affected. The destination byte operand is the general purpose register designated by the Rd field of the instruction. The bit to be tested is determined from a binary decode of the least significant 3 bits of a general purpose word register. This register is designated by the Rs field of the instruction. The contents of the destination are unaltered.

	Z					AFFECTED
С		S	ΡV	DΑ	Н	UNAFFECTED

Flags:

Z: Set to 1 if selected bit of destination operand is zero. Reset otherwise.

R	S,NS	BITB dst, b	4	Operation
		BITB dst, b		
IR	S,NS	0 0 1 0 0 1 1 0 Rd≠0 b	8	Description
		BITB dst, b		A bit in the byte destination is tested, and the Z flag is
DA	NS	0 1 1 0 0 1 1 0 0 0 0 0 b ADDRESS	10	affected as shown below. The destination is determined by the applicable addressing
		ADDITESS		mode. The bit to be tested is determined by the
DA	SSO	BITB dst, b 0 1 1 0 0 1 1 0 0 0 0 0 b	11	binary value of the least sig- nificant three bits of the b field of the instruction. The
DA		O SEGMENT OFFSET		contents of the destination are not altered.
		BITB dst, b		
DA	SL0	01100110 0000 Ь	13	
		1 SEGMENT OFFSET		
		BITB dst, b		
X	SL0	0 1 1 0 0 1 1 0 Rd≠0 Ь	11	
		ADDRESS		
		BITB dst, b		
X	NS ,	0 1 1 0 0 1 1 0 Rd≠0 b 0 SEGMENT OFFSET	11	
		BITB dst, b		
Х	\$\$0	0 1 1 0 0 1 1 0 Rd≠0 b	14	
		1 SEGMENT		
		OFFSET		
				Flags:
		z S PV DA H UNAFFECTED		Z: Set to 1 if specified bit of destination byte is Ø. Reset otherwise.
		UNAFFECTED		55.00.111501
L				

		CALL dst		
IR	S,NS	0·0 0 1 1 1 1 1 Rd 0 0 0 0	15,10	<pre>Operation (segmented) R15<0:15> + R15<0:15>- 2</pre>
DA	NS	O 1 0 1 1 1 1 1 0 0 0 0 0 0 0 0 0 ADDRESS	12	(RR14<0:22>) + Updated PC offset R15<0:15> + R15<0:15>- 2 (RR14<0:22>) + PC SEGMENT PC SEGMENT + dst<24:30> PC OFFSET + dst<0:15>
DA	SSO	O 1 0 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0	18	<pre>Operation (non segmented) R15<0:15> + R15<0:15>- 2 (R15<0:15>) + Updated PC PC + dst<0:15></pre>
DA	SLO	O 1 0 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0	20	Description
Х	NS	OFFSET CALL dst 0 1 0 1 1 1 1 1 Rd≠0 0 0 0 0 ADDRESS	13	The program return address (i.e. the updated contents of PC) is pushed onto the stack addressed by the implied stack pointer register (R15 non segmented, RR14 segmented). The new program counter address is then loaded to transfer control to the subroutine. The new address
X	SSO	CALL dst 0 1 0 1 1 1 1 1 1 Rd≠0 0 0 0 0 0 SEGMENT OFFSET	18	is determined by the applicable addressing mode.
Х	SLO	CALL dst 0 1 0 1 1 1 1 1 Rd≠0 0 0 0 0 1 SEGMENT OFFSET	21	
		C Z S PV DA H UNAFFECTED		Flags are not affected.

CALR RA 15,10 1 1 0 1 Displacement

d

Operation (segmented)

R15<0:15> + R15<0:15> -2

(RR14<0:22>) ← Updated PC OFFSET

 $R15<0:15> \leftarrow R15<0:15> -2$

 $(RR14<0:22>) \leftarrow PC Segment$

PC OFFSET ← Updated PC OFFSET +

2x displacement

Operation (non segmented)

 $R15<0:15> \leftarrow R15<0:15> -2$

(R15<0:15>) ← Updated PC

PC \leftarrow Updated PC + 2 x displacement

Description

The program return address is pushed onto the stack addressed by the implied stack pointer register (R15 non segmented, RR14 segmented). The signed 12 bit displacement field of the instruction is sign extended and left shifted (word aligned) before being added to the return address. The result is then loaded into the program counter to produce a jump address. The program counter segment number ${\tt remains \ unaltered.} \quad {\tt The \ range}$ of the relative call is +2047 to -2048 words with respect to the updated PC.

AFFECTED UNAFFECTED

Flags are not affected.

R	S,NS	CLR dst	7	<u>Operation</u>
		CLR dst	,	dst <Ø:15> ← Ø
IR	S,NS	0 0 0 0 1 1 0 1 Rd 1 0 0 0	8	
		CLR dst		Description
DA	NS	0 1 0 0 1 1 0 1 0 0 0 0 1 0 0 0 ADDRESS	11	The 16 bits of the specified destination word are replaced with zeros. The original contents of the destination
		CLR dst		are lost. The destination is determined by the applicable addressing mode.
DA	\$\$0	0 1 0 0 1 1 0 1 0 0 0 0 1 0 0 0	12	
		O SEGMENT OFFSET		
DA	SL0	CLR dst	14	
		1 SEGMENT		
		OFFSET		
Х	NS	CLR dst	10	
		0 1 0 0 1 1 0 1 Rd≠0 1 0 0 0 ADDRESS	12	
		CLR dst		
Х	\$\$0	0 1 0 0 1 1 0 1 Rd≠0 1 0 0 0 0 SEGMENT OFFSET	12	
Χ	SL0	CLR dst 0 1 0 0 1 1 0 1 Rd≠0 1 0 0 0	15	
		1 SEGMENT		
		OFFSET		
		C Z S PV DA H UNAFFECTED		Flags are not affected.

R	s,NS	CLRB dst	7	<u>Operation</u> dst < Ø:7 > ← Ø
IR	s,ns	CLRB dst 0 0 0 0 1 1 0 0 Rd 1 0 0 0	8	
DA	NS	CLRB dst 0 1 0 0 1 1 0 0 0 0 0 0 1 0 0 0 ADDRESS	11	Description The 8 bits of the specified destination byte are replaced with zeros. The original contents of the destination are lost.
DA	SSO	CLRB dst 0 1 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0	12	The destination is determined by the applicable addressing mode.
DA	SLO	CLRB dst 0 1 0 0 1 1 0 0 0 0 0 0 1 0 0 0 1 SEGMENT OFFSET	14	
x	NS	CLRB dst 0 1 0 0 1 1 0 0 Rd≠0 1 0 0 0 ADDRESS	12	
X	\$\$0	CLRB dst 0 1 0 0 1 1 0 0 Rd≠0 1 0 0 0 0 SEGMENT OFFSET	12	
х	SLO	CLRB dst 0 1 0 0 1 1 0 0 Rd≠0 1 0 0 0 1 SEGMENT OFFSET	15	
		C Z S PV DA H UNAFFECTED		Flags are not affected.


R	S,NS	CLRL dst		
IX	3,113	10011100 R _d 0000	5	<u>Operation</u> dst<0:31> ← Ø
IR	S,NS	CLRL dst 0 0 0 1 1 1 0 0 Rd 0 0 0 0	11	Description
DA	NS	CLRL dst 0 1 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	14	The 32 bits of the specifie destination are replaced with zeros. The original contents of the destination are lost.
DA	SSO	CLRL dst 0 1 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 SEGMENT OFFSET	15	The destination is determing by the applicable addressing mode.
DA	SLO	CLRL dst 0 1 0 1 1 1 0 0 0 0 0 0 0 0 0 0 1 SEGMENT OFFSET	17	
Χ	NS	CLRL dst 0 1 0 1 1 1 0 0 R _d ≠ 0 0 0 0 0 ADDRESS	15	
Χ	SSO	0 0 0 1 1 1 0 0 R _d ≠ 0 0 0 0 0 0 SEGMENT OFFSET	15	
Χ	SLO	CLRL dst 0 1 0 1 1 1 0 0 Rd ≠ 0 0 0 0 0 1 SEGMENT OFFSET	18	
		C Z S PV DA H UNAFFECTED		Flags are not affected.

		COM dst		
R	S,NS	10001101 Rd 0000	5	<u>Operation</u> dst<0:15> ← dst<0:15>
		COM dst		
IR	S,NS	0 0 0 0 1 1 0 1 Rd 0 0 0 0	12	Description
DA	NS	O 1 0 0 1 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0	15	The contents of the destination word operand are complemented. The destination operand is determined by the applicable addressing mode.
DA	SSO	COM dst 0 1 0 0 1 1 0 1 0 0 0 0 0 0 0 0 0 SEGMENT OFFSET	16	
DA	SLO	O 1 0 0 1 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0	18	
χ	NS	COM dst 0 1 0 0 1 1 0 1 Rd≠0 0 0 0 0 ADDRESS	16	
Χ	\$\$0	COM dst 0 1 0 0 1 1 0 1 Rd≠0 0 0 0 0 0 SEGMENT OFFSET	16	
X	SLO	COM dst 0 1 0 0 1 1 0 1 Rd \(\phi \) 0 0 0 0 0 1 SEGMENT OFFSET	19	
				Flags:
				Z: Set to 1 if result is zero.Reset otherwise.S: Set to 1 if result is negative.Reset otherwise.
		Z S AFFECTED C PV DA H UNAFFECTED		



		COUR II.		
R	S,NS	COMB dst 1 0 0 0 1 1 0 0 Rd 0 0 0 0	5	<u>Operation</u>
		COMB dst		dst<0:7> + dst<0:7>
IR	S,NS	00001100 Rd 0000	12	Description
DA	NS	O 1 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	15	The contents of the destination byte operand are complemented. The destination operand is determined by the applicable addressing mode.
DA	SSO	COMB dst 0 1 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0	16	
DA	SLO	COMB dst 0 1 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0	18	
Х	NS	COMB dst 0 1 0 0 1 1 0 0 Rd≠0 0 0 0 0 ADDRESS	16	
Χ	\$\$0	COMB dst 0 1 0 0 1 1 0 0	16	
X	SLO	COMB dst 0 1 0 0 1 1 0 0 Rd ≠ 0 0 0 0 0 1 SEGMENT OFFSET	19	
				Flags: Z: Set to l if result is zero.
				Reset otherwise. S: Set to l if result is negative Reset otherwise. P/V: Set to l if parity of result
		Z S PV AFFECTED C DA H UNAFFECTED		is even. Reset otherwise.





Operation 0

Description

The CPU flags C,Z,S and P/V are complemented or unaltered, according to the bit settings in the instruction field as described in the table below.

Instruction bit	if = Ø	if I
7 6 5 4	no effect no effect no effect no effect	complement C flag complement Z flag complement S flag complement P/V flag

Flags:

See above

С	Z	S	P۷			AFFECTED
				DA	Н	UNAFFECTED

		CP Rd,src		
R	S,NS	1 0 0 0 1 0 1 1 Rs Rd	4	Operation
		CD 2.1		Use the result of Rd<0:15>- src<0:15>
IM	S,NS	CP Rd, src	7	to set flags.
	,	OPERAND	,	
		CD D4		Description
IR	S,NS	CP Rd, src 0 0 0 0 1 0 1 1 Rs≠0 Rd	7	The source word operand is compared by subtraction with the contents of a general
-"	,		,	purpose word register designated by the Rd field of the instruc-
	NS	CP Rd, src	9	tion. The source operand is determined by the applicable addressing mode. Both the
DA	5	ADDRESS	9	source contents and destination contents are unaltered.
	SSO	CP Rd, src	10	
DA		O SEGMENT OFFSET		
		CD Dd		
DA	SLO	CP Rd, src	12	
		1 SEGMENT		
		OFFSET		
		CP Rd, src		
X	NS	0 1 0 0 1 0 1 1 Rs≠0 Rd	10	
		ADDRESS		
		CP Rd, src		
Х	SS0	0 1 0 0 1 0 1 1 Rs≠0 Rd	10	
		O SEGMENT OFFSET		
		CP Rd, src		
Х	SL0	0 1 0 0 1 0 1 1 Rs≠0 Rd	13	Flags:
		1 SEGMENT		C: Reset on carry from most signi- ficant bit of result. Other-
		OFFSET		wise set to], indicating a borrow.
				Z: Set to 1 if result is zero. Reset otherwise. S: Set to 1 if result is negative.
		C Z S PV AFFECTED		Reset otherwise. P/V: Set to 1 on arithmetic overflow.
		DA H UNAFFECTED		Reset otherwise.

CPB Rd, src	
R S,NS 10001010 Rs Rd 4 Operation	
Use result of Rd<0:7>- src CPB Rd, src	0:7>
to set flags. IM s,NS 00001010 0000 Rd 7	
OPERAND Description	
CPB Rd, src The source byte operand is	
IR S,NS 0 0 0 0 1 0 1 0 Rs \(\neq 0 \) Rd 7 the contents of a general m	urnose
byte register designated by Rd field of the instruction CPB Rd, src The source operand is deter	
CPB Rd, src The source operand is deter by the applicable addressin mode. Both the source cont	a
ADDRESS and destination contents ar unaltered.	e
000.04	
DA SSO 0 1 0 0 1 0 1 0 0 0 0 0 Rd 10	
0 SEGMENT OFFSET	
000.04	
DA SLO 0 1 0 0 1 0 1 0 0 0 0 0 Rd 12	
1 SEGMENT	
OFFSET	
CRB Rd, src	
X NS 0 1 0 0 1 0 1 0 Rs≠0 Rd 10	
ADDRESS	
CPB Rd, src	
X SSO 0 1 0 0 1 0 1 0 Rs≠0 Rd 10	
0 SEGMENT OFFSET	
CPB Rd, src	
X SLO 010010 Rs≠0 Rd 13	
1 SEGMENT	
OFFSET Flags:	
C: Reset on carry from most ficant bit of result. O	signi- herwise
set to 1, indicating a bo Z: Set to 1 if result is zer	rrow.
C Z S PV AFFECTED Reset otherwise. S: Set to 1 if result is neg DA H UNAFFECTED Reset otherwise.	ative.
P/V: Set to 1 on arithmetic ov Reset otherwise.	erflow.

COMPARE register to memory word, autodecrement



ΙR S,NS

CPD	dst,	src, Rc	, cc	
1 0	1 1	1011	Rs	1000
0 0	0 0	Rc	Rd	CC

Operation

20

If result of dst<0:15>- src<0:15> meets CC condition in instruction. Z flag ← 1

Rs<0:15> ← Rs<0:15>- 2 Rc<0:15> + Rc<0:15>- 1

Description

The source word operand is compared to the destination word operand by subtraction. The destination operand is the contents of the general purpose word register designated by the Rd field of the instruction. The source operand is a word in memory addressed by the general purpose register designated by the Rs field of the instruction. Both source and destination operands are unaltered, and the only action is to set the flags. The contents of the general purpose register designated by the Rc field of the instruction are decremented by 1. The contents of Rs are decremented by 2.

	Z		Pν			AFFECTED
С		S		DΑ	H	UNAFFECTED

- Z: Set to 1 if a comparison matches condition specified in CC field. Reset otherwise.
- P/V: Set to 1 if result of decrementing Rc is zero. Reset otherwise.

CPDB dst, src, Rc, CC

IR

S,NS 1 0 1 1 1 0 1 0 Rs 1 0 0 0 0 0 Rc Rd CC

20 Operation

If result of dst<0:7>- src<0:7> meets CC condition in instruction

Z flag ← 1

Rs<0:15> + Rs<0:15>- 1 Rc<0:15> + Rc<0:15>- 1


Description

The source byte operand is compared to the destination byte operand by subtraction. The destination operand is the contents of the general purpose byte register designated by the Rd field of the instruction. The source operand is a byte in memory addressed by the general purpose register designated by the Rs field of the instruction. Both source and destination operands are unaltered and the only action is to set the flags. The contents of the general purpose register designated by the Rc field of the instruction are decremented by 1. The contents of Rs are decremented by 1.

	Z		P۷			AFFECTED
С		S		DA	Н	UNAFFECTED


Flags:

7: Set to 1 if a comparison matches condition specified in CC field. Reset otherwise.





IR



*n is the number of iterations

11 + 9n* Operation

If dst<0:15>- src<0:15>meets
CC condition in instruction.

Z flag ← l

Rs<0:15> + Rs<0:15>- 2

R < 0:15 + R < 0:15 - 1

repeat until termination

Description

The source word operand is compared to the destination word operand by subtraction. The source operand is a word in memory addressed by the general purpose register designated by the Rs field of the instruction. The destination operand is the contents of the general purpose word register designated by the Rd field of the instruction. Both source and destination operands are unaltered and the only action is to set the flags. The contents of the general purpose register designated by the Rc field of the instruction are decremented by 1. The contents of Rs are decremented by 2, and the operation will repeat until termination. Termination occurs when either the contents of Rc are Ø or CC condition is met. This instruction is interruptible.

	Z		PV			AFFECTED
С		S		DA	Н	UNAFFECTED

- Z: Set to 1 if a comparison matches condition specified in CC field. Reset otherwise.
- P/V: Set to 1 if result of decrementing Rc is zero.
 Reset otherwise.



IR

S,NS

СР	DI	₹B	ds	ŧ,	, ,	r	С,	Rc, CC				
1	0	1	1	1	0	1	0	Rs	1	1	0	0
0	0	0	0		F	lc		Rd		(cc	

*n is the number of iterations

11 + 9n* Operation

If dst<0:7>- src<0:7>meets CC condition in instruction.

Z flag ←

Rs<0:15> + Rs<0:15>- 1 Rc<0:15> + Rc<0:15>- 1

repeat until termination

Description

The source byte operand is compared to the destination byte operand by subtraction. The source operand is a byte in memory addressed by the general purpose register designated by the Rs field of the instruction. The destination operand is the contents of the general purpose byte register designated by the Rd field of the instruction. Both source and destination operands are unaltered and the only action is to set the flags. The contents of the general purpose register designated by the Rc field of the instruction are decremented by 1. The contents of Rs are decremented by I and th operation will repeat until termination. Termination occurs when either the contents of Rc are Ø or CC condition is met. This instruction is interruptible.

L	Z		PV			AFFECTED
С		S		DA	Н	UNAFFECTED

Flags:

Z: Set to 1 if a comparison matches condition specified in CC field. Reset otherwise.

COMPARE register to memory word, autoincrement CPI

CPI dst, src, Rc, CC

IR S,NS

1	ı	0	1	۱	1	0	1	1	Rs	0	0	0	0
	0	0	0	0		F	₹c		Rd		С	С	

Operation 20

> If result of dst<0:15>- src<0:15> meets CC condition in instruction.

Z flag ← 1

 $Rs<0:15> \leftarrow Rs<0:15>+ 2$ Rc<0:15> + Rc<0:15>- 1

Description

The source word operand is compared to the destination word operand by subtraction. The destination operand is the contents of the general purpose word register designated by the Rd field of the instruc-tion. The source operand is a word in memory addressed by the general purpose register designated by the Rs field of the instruction. Both the source and destination operands are unaltered and the only action is to set the flags. The contents of the general purpose register designated by the Rc field of the instruction are decremented by 1. The contents of Rs are incremented by 2.

	Z		P۷			AFFECTED
С		S		DA	Н	UNAFFECTED

Flags:

Z: Set to 1 if a comparison matches condition specified in CC field. Reset otherwise.



CPIB dst, src, Rc, CC

IR

s,Ns	1	0	1	1	1	0	1	0	Rs	0	0	0	0
	0	0	0	0		Ro	:		Rd		С	С	

20 Operation

If result of dst<0:7>- src<0:7> meets CC conditon in instruction.

Z flag ← l


Rs<0:15> + Rs<0:15>+ 1 Rc<0:15> + Rc<0:15>- 1

Description

The source byte operand is compared to the destination byte operand by subtraction. The destination operand is the contents of the general purpose byte register designated by the Rd field of the instruction. The source operand is a byte in memory addressed by the general purpose register designated by the Rs field of the instruction. Both the source and destination operands are unaltered, and the only action is to set the flags. The contents of the general purpose register designated by the Rc field of the instruction are decremented by 1. The contents of Rs are incremented by 1.

	Z		P۷			AFFECTED	
С		s		DΑ	Н	UNAFFECTED	

- Z: Set to 1 if a comparison matches condition specified in CC field. Reset otherwise.
- P/V: Set to 1 if result of decrementing Rc is zero. Reset otherwise.



IR		CP IM, dst 0 0 0 0 1 1 0 0 Rd 0 0 0 1 OPERAND	11	<pre>Operation Use result of dst<0:7>- src<0:7> to set flags.</pre>
DA	NS	CP IM, dst 0 1 0 0 1 1 0 0 0 0 0 0 0 1 OPERAND ADDRESS	14	Description The immediate source byte operand is compared with the destination byte operand. The destination
DA	SSO	CP IM, dst 0 1 0 0 1 1 0 0 0 0 0 0 0 0 1 OPERAND 0 SEGMENT OFFSET	15	operand is determined by the applicable addressing mode. The contents of the destination operand are unaltered.
DΑ	SLO	CP IM, dst 0 1 0 0 1 1 0 0 0 0 0 0 0 0 1 OPERAND 0 SEGMENT	17	
X	NS	OFFSET CP IM, dst 0 1 0 0 1 1 0 0 Rd≠0 0 0 0 1 OPERAND ADDRESS	15	
X	\$\$0	CP IM, dst 0 1 0 0 1 1 0 0 Rd≠0 0 0 0 1 OPERAND 0 SEGMENT OFFSET	15	
X	SLO	CP IM, dst 0 1 0 0 1 1 0 0 Rd≠0 0 0 0 1 OPERAND 1 SEGMENT OFFSET	18	Flags: C: Reset on carry from most significant bit of result. Otherwise set to 1, indicating a borrow.
		C Z S PV AFFECTED DA H UNAFFECTED		Z: Set to 1 if result is 0. Reset otherwise.S: Set to 1 if result is negative. Reset otherwise.P/V: Set to 1 on arithmetic overflow. Reset otherwise.

CPIR

word autoincrement and repeat

IR S.NS

CPIR	ds	t,	SI	·c,	, R	с,	CC				
1 0	1 1	1	0	1	1		Rs	0	1	0	0
0 0	0 0		F	۲c			Rd		(СС	

*n is the number of iterations

11 + 9n* Operation

If dst<0:15>- src<0:15>meets CC condition in instruction. Z flag ← 1

Rs<0:15> + Rs<0:15>+ 2 Rc<0:15> + Rc<0:15>-1repeat until termination

Description

The source word operand is compared to the destination word operand by subtraction. The source operand is a word in memory addressed by the general purpose register designated by the Rs field of the instruction. The destination operand is the content of the general purpose word register designated by the Rd field of the instruction. Both source and destination operands are unaltered and the only action is to set the flags. The contents of the general purpose register designated by the Rc field of the instruction are decremented by 1. The contents of Rs are incremented by 2. The operation will repeat until termination. Termination occurs when either the contents of Rc are Ø or CC condition is met. This instruction is interruptible.

	Z		P۷			AFFECTED	
С		S		DA	Н	UNAFFECTED	

- Z: Set to 1 if a comparison matches condition specified in CC field. Reset otherwise.
- P/V: Set to 1 if result of decrementing Rc is zero. Reset otherwise.



*n is the number of iterations

11 + 9n* Operation

If dst<0:7>- src<0:7>meets
CC condition in instruction.
Z flag + 1

 $Rs<0:15> \leftarrow Rs<0:15> + 1$ $Rc<0:15> \leftarrow Rc<0:15> - 1$

repeat until termination

Description

The source byte operand is compared to the destination byte operand by subtraction The source operand is a byte in memory addressed by the general purpose register designated by the Rs field of the instruction. The destination operand is the contents of the general purpose byte register designated by the Rd field of the instruction. Both the source and destination operands are unaltered and the only action is to set the flags. The contents of the general purpose $\hbox{register designated by the}\\$ Rc field of the instruction are decremented by 1. The contents of Rs are incremented by 1, and the operation will repeat until termination. Termination occurs when either the contents of Rc are \emptyset or CC condition is met. This instruction is interruptible.

	Z		P۷			AFFECTED
С		S		DA	Н	UNAFFECTED

- 7: Set to 1 if a comparison matches condition specified in CC field. Reset otherwise.
- P/V: Set to 1 if result of decrementing Rc is zero. Reset otherwise.

COMPARE register with long word.

CPL

CPL Rd, src		
R S,NS 10010000 Rs	Rd 8	Operation Operation
CPL Rd, src		Use result of Rd<0:31>- src<0:31>
IM S,NS 00010000 0000	Rd 14	to set flags.
31 OPERAND	16	
15 OPERAND	0	Description
15 OI ENAME		The source long word operand is compared by subtraction
CPL Rd, src		with the contents of a general purpose register pair
IR s,NS 00010000 Rs≠0	Rd 14	designated by the Rd field of the instruction. The
CPL Rd, src		source operand is determined by the applicable addressing
DA NS 01010000 0000	Rd 15	mode. Both the source contents and destination
ADDRESS		contents are unaltered.
CPL Rd, src		
DA SSO 01010000 0000	Rd 16	
O SEGMENT OFFSE	T	
CPL Rd, src		
DA sro biologoo oooo	Rd 18	
1 SEGMENT		
OFFSET		
CPL Rd, src		
χ NS 01010000 Rs≠0	Rd 16	
ADDRESS	.,	
CPL Rd, src		
X SSO 01010000 Rs≠0	Rd 16	
D SEGMENT OFFS	ET	
CPL Rd, src		
X SLO 01010000 Rs≠0	Rd 19	
1 SEGMENT		Elago
OFFSET		Flags: C: Reset on carry from most
		significant bit of result. Otherwise set to l, indica-
		ting a borrow. Z: Set to 1 if result is zero.
		Reset otherwise. S: Set to 1 if result is nega-
C Z S PV AFFECTE	:D	tive. Reset otherwise. 'V: Set to 1 on arithmetic over-
DA H UNAFFE		flow. Reset otherwise.

25 Operation

If result of dst<0:15>- src<0:15>
meets CC condition in instruction,

Z flag ← l

Rs<0:15> + Rs<0:15>-2 Rd<0:15> + Rd<0:15>-2 Rc<0:15> + Rc<0:15>-1

Description

The source word operand is compared to the destination word operand. Both the source and destination operands are words in memory addressed by the general purpose registers designated in the Rd and Rs fields of the instruction. The comparison is achieved by subtraction. The contents of the general purpose register designated by the Rc field of the instruction are decremented by 1. The source and destination operands are unaltered. The contents of the Rs and Rd registers are decremented by 2.

	Z		P۷			AFFECTED
С		S		DA	н	UNAFFECTED

Flags:

Z: Set to 1 if a comparison matches condition specified in CC field. Reset otherwise.

COMPARE byte strings in memory, autodecrement



IR

CPSD dst, src, Fc, CC 10111010 1010 S,NS CC Rd 0000

Operation 25

If result of Dst<0:7> - Src<0:7>

meets CC condition, Z flag ← 1

Rs<0:15> + Rs<0:15> - 1

Rd<0:15> + Rd<0:15> - 1

Rc<0:15> + Rc<0:15> - 1

Description

The source byte operand is compared to the destination byte operand. Both the source and destination operands are bytes in memory addressed by the general purpose registers designated in the Rd and Rs fields of the instruction. The comparison is achieved by subtraction. The contents of the general purpose register designated by the Rc field of the instruction are decremented by 1. The contents of Rs and Rd are both decremented by 1. The source and destination operands are unaltered. The contents of the Rs and Rd registers are decremented by 1.

	Z		P۷			AFFECTED
С		S		DΑ	Н	UNAFFECTED


Flags:

Z: Set to 1 if a comparison matches condition specified in CC field. Reset otherwise.



CPSDR dst, src, Rc, CC

IR



*n = number of iterations

11 + 14n*

Operation

If result of dst<0:15>- src<0:15>

meets CC condition in instruction

 $Z flag \leftarrow 1$

Rs<0:15> + Rs<0:15> - 2

 $Rd<0:15> \leftarrow Rd<0:15>-2$

 $Rc<0:15> \leftarrow Rc<0:15>-1$

repeat until termination

Description

The source word operand is compared to the destination word operand. Both the source and destination operands are words in memory addressed by the general purpose registers designated in the Rs and Rd fields of the instruction. The comparison is achieved by subtraction. Both source and destination operands are unaltered. The contents of the general purpose register designated by the Rc field of the instruction are decremented by 1. The contents of the Rs and Rd registers are both decremented by 2. The operation will repeat until termination. Termination occurs when either the contents of Rc are \emptyset or CC condition is met. This instruction is interruptible.

	Z		P۷			AFFECTED
С		S		DA	Н	UNAFFECTED

Flags:

Z: Set to 1 if a comparison matches condition specified in CC field. Reset otherwise.

IR

COMPARE byte strings in memory autodecrement and repeat



CPSDRB dst, src, Rc, CC

S,NS

;	ī	0	1	1	١	0	1	0	Rs	1	1	ì	0
	0	0	0	0		F	۱c		Rd		(c	

*n = number of iterations

11 + 14n* Operation

If result of Dst<0:7> - Src<0:7> meets CC condition, Z flag \leftarrow 1

 $R_{S}<0:15> \leftarrow R_{S}<0:15>-1$ Rd<0:15> ← Rd<0:15>-1 Rc<0:15> ← Rc<0:15>-1

repeat until termination

Description

The source byte operand is compared to the destination byte operand. Both the source and destination operands are bytes in memory addressed by the general purpose registers designated in the Rs and Rd fields of the instruction. The comparison is achieved by subtraction. Both source and destination operands are unaltered and the only action is to set the flags. The contents of the general purpose register designated by the Rc field of the instruction are decremented by 1. The contents of the Rs and Rd registers are both decremented by 1. The operation will repeat until termination. Termination occurs when either: The contents of Rc are Ø (string exhausted) or CC condition is met. This instruction is interruptible.

	Z		PV			AFFECTED
С		S		DΑ	Н	UNAFFECTED

Flags:

Z: Set to 1 if a comparison matches condition speci-fied in CC field. Reset otherwise.

CPSI dst, src, Rc, CC

IR s, Ns

1011	1011	Rs	0010
0000	Rc	Rd	СС

25 Operation

If result of dst<0:15> - src<0:15> meets CC condition in instruction.

Z flag ← 1

Rs <0:15> + Rs<0:15>+ 2 Rd<0:15> + Rd<0:15>+ 2 Rc<0:15> + Rc<0:15>-1

Description

The source word operand is compared to the destination word operand. Both the source and destination operands are words in memory addressed by the general purpose registers designated in the Rs and Rd fields of the instruction. The comparison is achieved by subtraction. The contents of the general purpose register designated by the Rc field of the instruction are decremented by 1. The source and destination operands are unaltered. The contents of the Rs and Rd $\,$ registers are incremented by 2.

	Z		P۷			AFFECTED
С		S		DΑ	Н	UNAFFECTED

Flags:

Z: Set to 1 if a comparison matches condition specified in CC field. Reset otherwise.



CPSIB dst, src, Rc, CC

IR s, ns

1011	1010	Rs	0010
0000	Rc	Rd	СС

25 Operation

If dst<0:7> - src<0:7>

meets CC condition in instruction

Z flag ← 1

Rs<0:15> + Rs<0:15>+ 1 Rd<0:15> + Rd<0:15>+ 1 R<0:15> + R<0:15>- 1

Description

The source byte operand is compared to the destination byte operand by subtraction. Both the source and destination operands are bytes in memory addressed by the general purpose registers designated in the Rd and Rs fields of the instruction. The comparison is achieved by subtraction. The contents of the general purpose register designated by the Rc field of the instruction are decremented by 1. Both source and destination operands are unaltered. The contents of the Rs and Rd registers are incremented by 1.

		Z		Pγ			AFFECTED
į	С		S		DΑ	Н	UNAFFECTED

Flags:

Z: Set to 1 if a comparison matches condition specified in CC field. Reset otherwise.

COMPARE word strings in memory, autoincrement and repeat

CPSIR

IR S,NS 10111011 Rs 0110
0000 Rc Rd CC

*n = number of iterations

11 + 14n*

Operation

If result of dst<0:15>- src<0:15>
meets CC condition in instruction.

Z flag ← 1

 $Rs<0:15> \leftarrow Rs<0:15>+ 2$

Rd<0:15> + Rd<0:15>+ 2

 $R \propto 0:15 \rightarrow R \propto 0:15 - 1$

repeat until termination

Description

The source word operand is compared to the destination word operand. Both the source and destination operands are words in memory addressed by the general purpose registers designated in the Rs and Rd fields of the instruction. The comparison is achieved by subtraction. Both source and destination operands are unaltered. The contents of the general purpose register designated by the Rc field of the instruction are decremented by 1. The contents of the Rs and Rd registers are both incremented by 2. The operation will repeat until termination. Termination occurs when either the contents of Rc are Ø or CC condition is met. This instruction is interruptible.

	Z		Pν			AFFECTED
С		S		DA	Н	UNAFFECTED

- Z: Set to 1 if a comparison matches condition specified in CC field. Reset otherwise.
- P/V: Set to 1 if result of decrementing Rc is zero. Reset otherwise.

IR

COMPARE byte strings, in memory autoincrement and repeat



CPSIRB dst, src, Rc, CC

S,NS 10111010 Rs 0 1 1 0 0000 Rc Rd СС

*n = number of iterations

11 + 14n* Operation

If dst<0:7>- src<0:7> meets

CC condition in instruction.

 $Z flag \leftarrow 1$

Rs<0:15> + Rs<0:15>+ 1 Rd<0:15> + Rd<0:15>+ 1 Rc<0:15> + Rc<0:15>- 1

repeat until termination

Description

The source byte operand is compared to the destination byte operand. Both the source and destination operands are bytes in memory addressed by the general purpose registers designated in the Rs and Rd fields of the instruction. The comparison is achieved by subtraction. Both source and destination operands are unaltered and the only action is to set the flags. The contents of the general purpose register designated by the Rc field of the instruction are decremented by 1. The contents of the Rs and Rd registers are both incremented by 1. The operation will repeat until termination. Termination occurs when either the contents of Rc are Ø or CC condition is met. This instruction is interruptible.

L		Z		P۷			AFFECTED
	С		S		DA	Н	UNAFFECTED

- Z: Set to 1 if a comparison matches condition specified in CC field. Reset otherwise.
- P/V: Set to 1 if result of decrementing Rc is zero. Reset otherwise.

R

DAB	Ro	1									
s,NS 1 0	1	1	0	0	0	0	Rd	0	0	0	0

Operation

5

dst<0:7> + dst<0:7>+ BCD<0:7>

Description

A destination byte register, designated by the Rd field of the instruction, is adjusted by the addition of the BCD operand given in the table below. This instruction converts a byte (binary representation) into a two digit binary coded decimal representation, following an arithmetic operation.

PRECEDING ARITHMETIC OPERATION	C FLAG BEFORE DAB	dst<4:7> (HEX)	H FLAG BEFORE DAB	dst<0:3> (HEX)	BCD<0:7>	C FLAG AFTER DAB
	0	0-9	0	0-9	00	0
	0	0-8	0	A-F	06	0
ADDB	0	0-9	1	0-3	06	0
ADCB	0	A-F	J	0-9	60	1
	0	9-F	0	A-F	66	1
	0	A-F	1	0-3	66	1
	1	0-2	0	0-9	60	1
	1	0-2	0	A-F	66	1
	1	0-3	1	0-3	66	1
	0	0-9	0	0-9	00	0
SUBB	0	0-8	1	6 - F	FA	0
SBCB	1	7-F	0	0-9	Α0	1
	1	6-F	1	6-F	9A	1

- C: Set or reset according to table.
- Z: Set to 1 if result is zero.
 - Reset otherwise.
- S: Set to 1 if the most significant bit of the result is set. Reset otherwise.

С	Z	S				AFFECTED
			P۷	DA	Н	UNAFFECTED

and jump on nor zero

RA DBJNZ Rc, d

11 Operation

 $Rc<0:7> \leftarrow Rc<0:7> - 1$ If $Rc<0:7> - 1 \neq 0$

Then PC ← Updated Pc-2x displacement Otherwise PC ← Updated PC

Description


The contents of the general purpose byte register designated by the Rc field of the instruction are decremented, and if this produces a nonzero result, a jump is executed. The jump address is obtained by subtracting the contents of the 7 bit displacement field, which has been left shifted (ie word aligned) from the contents of the updated program counter (ie incremented by 2). The resultant address is loaded into the program counter and is used as the jump destination. The instruction displacement field is interpreted as a 7 bit unsigned integer. Thus the range of the relative jump is ∅ to -127 words with respect to the updated PC.

If the register decrementation produces a zero result, then the contents of the program counter are merely updated by incrementing by 2.

						AFFECTED
С	Z	S	P۷	DA	H	UNAFFECTED

ņ	S,NS	DEC dst, N	4	Operation_
IR	S,NS	DEC dst, N 0 0 1 0 1 0 1 1 Rd N	11	dst<Ø:15> ← dst<Ø:15> - N - 1
DA	NS	DEC dst, N 0 1 1 0 1 0 1 1 0 0 0 0 N ADDRESS	13	Description A value between 1 and 16 is subtracted from the destination operand word and the result is loaded back into the destination.
DA	\$\$0	DEC dst, N 0 1 1 0 1 0 1 1 0 0 0 0 N 0 SEGMENT OFFSET	14	The desired value to be subtracted is specified by the N field. N = Ø corresponds to value 1 and so on and N = F corresponds to value 16. The destination is determined by the
DA	SLO	DEC dst, N 0 1 1 0 1 0 1 1 0 0 0 0 N 1 SEGMENT OFFSET	16	applicable addressing mode.
Χ	NS	DEC dst, N 0 1 1 0 1 0 1 1 Rd≠0 N ADDRESS	14	
Χ	SSO	DEC dst, N 0 1 1 0 1 0 1 1 Rd≠0 N 0 SEGMENT OFFSET	14	
X	SL0	DEC dst, N 0 1 1 0 1 0 1 1 Rd≠0 N 1 SEGMENT OFFSET	17	
				Flags: Z: Set to 1 if result is zero.
		Z S P/V AFFECTED C D DA H UNAFFECTED		Reset otherwise. S: Set to 1 if result is negative. Reset otherwise. P/V: Set to 1 on arithmetic overflow. Reset otherwise.

		DECB dst, N		
R	S,NS	10101010 Rd N	4	
		DECB dst, N		<u>Operation</u> dst<0:7> ← dst<0:7> - N - 1
IR	S,NS	00101010 Rd N	11	ust\0.72 + ust\0.72 - N
		DECB dst, N		
DA	NS	0 1 1 0 1 0 1 0 0 0 0 0 N	13	<u>Description</u>
		ADDRESS		A value between 1 and 16 is subtracted from the destination byte operand and
		_DECB dst, N		the result is loaded back into the destination. The
DA	SSO	0 1 1 0 1 0 1 0 0 0 0 0 N	14	desired value to be sub- tracted is specified by
		O SEGMENT OFFSET		the N field. N = Ø corresponds to value 1 and so on, and N = F corresponds
		DECB ds, N		to value 16. The destination is determined by the
DA	SL0	0 1 1 0 1 0 1 0 0 0 0 0 N	16	applicable addressing mode.
		1 SEGMENT		
		OFFSET		
		DECR dst, N		
Χ	NS	0 1 1 0 1 0 1 0 Rd≠0 N	16	
		ADDRESS		
		DECB dst, N		
Χ	SS0	0 1 1 0 1 0 1 0 Rd ≠ 0 N	14	
		O SEGMENT OFFSET		
		DECB dst, N		
Χ	SL0	0 1 1 0 1 0 1 0 Rd≠0 N	17	
		1 SEGMENT		
		OFFSET		
				Flags:
				Z: Set to l if result is zero.Reset otherwise.S: Set to l if result negative.
		Z S P/V AFFECTED		Reset otherwise. P/V: Set to 1 on arithmetic overflow.
		C DA H UNAFFECTED		OVCI I TON
		-		



6 Operation

FCW<11> ← Ø for N=Ø

FCW<11> ← FCW<11> for N=1

FCW<12> + Ø for V=Ø

.FCW<12> ← FCW<12>for V=1

Description

The interrupt enables in the FCW are reset to Ø dependent upon the values of the N & V bit within the instruction. A value of l in these bit positions causes the relevant interrupt enable to be unaltered, and a value of Ø causes the relevant interrupt enable to be Reset. The bit designated V in the instruction controls the vectored interrupt enable bit and the bit designated N controls the non-vectored enable interrupt bit.

						AFFECTED
С	Z	S	P۷	DA	Н	UNAFFECTED

		DIV dst, src		
R	S,NS	1 0 0 1 1 0 1 1 Rs Rd	95	Operation
I K	,	DIV dst, src		dst<0:15> + dst<0:31> /src<0:15>
IM	S.NS	0 0 0 1 1 0 1 1 0 0 0 0 Rd		dst<16:31> ← Remainder
111	-,	OPERAND	95	Donawi at i a
		DIV dst, src		Description A 32-bit signed integer
IR	S,NS	0 0 0 1 1 0 1 1 Rs≠0 Rd	95	<pre>(dividend) is contained in a destination register pair designated by the Rd field of the instruction.</pre>
DA	NS	DIV dst, src 0 1 0 1 1 0 1 1 0 0 0 0 Rd ADDRESS	96	A 16-bit signed integer source operand (divisor) is determined by the applicable addressing mode. Division is performed to obtain a 16-bit quotient and a 16-bit remainder.
ÐA	SSO	DIV dst, src 0 1 0 1 1 0 1 1 0 0 0 0 Rd 0 SEGMENT OFFSET	97	The quotient is loaded into the least significant desti- nation register. The remainder is loaded into the most signi- ficant destination register. The source operand is not
DA	SLO	0 1 0 1 1 0 1 1 0 0 0 0 0 Rd 1 SEGMENT OFFSET	99	altered. The original contents of the destination are lost unless the division operation is aborted. This occurs if the divisor is zero or if the magnitude of the divisor is less than or equal to the
Х	NS	0 1 0 1 1 0 1 1 Rs≠0 Rd ADDRESS	97	magnitude of the high order half of the dividend. The aborted instruction takes less than 30 clock cycles.
Х	SS0	0 0 1 0 1 Rs≠0 Rd 0 SEGMENT OFFSET	97	Flags: C: Set to 1 if the quotient is
Х	SLO	DIV dst, src 0 1 0 1 1 0 1 1 Rs≠0 Rd 1 SEGMENT OFFSET	100	less than -215 or greater than/ equal to 2+15. Reset otherwise. Z: Set to 1 if either the quotient or divisor is zero. Reset otherwise. S: Set if quotient is negative. Reset otherwise. P/V: Set to 1 if division is aborted. Reset otherwise.
		C Z S PV		



		rong word		
		DIVL dst, src		
R	S,NS	10011010 Rs Rd	723	Operation
		DIVL dst, src		dst<0:31> + dst<0:63> /src<0:31>
IM	S,NS	0 0 0 1 1 0 1 0 0 0 0 0 Rd		dst<32:63> ← Remainder
		31 OPERAND 16	723	Description
		15 OPERAND 0		A 64-bit signed integer
		DIVL dst, src		(dividend) is contained in a quadruple destination
IR	S,NS	0 0 0 1 1 0 1 0 Rs≠0 Rd	723	register designated by the Rd field of the instruction.
		DIVI deb en-		A 32-bit signed integer source operand (divisor)
DA	NS	0 1 0 1 1 0 1 0 0 0 0 0 Rd		is determined by the applicable addressing mode.
		ADDRESS	724	Division is performed to obtain a 32-bit quotient
				and a 32-bit remainder. The quotient is loaded into
DA	SSO	DIVL dst, src		the least significant destination register pair. The
JA JA	000	O SEGMENT OFFSET	725	remainder is loaded into the most significant desti-
				nation register pair. The source operand is not altered.
DA	SLO	DIVL dst, src		The original contents of the destination are lost unless
DA	310	0 1 0 1 1 0 1 0 0 0 0 0 Rd	727	the division operation is- aborted. This occurs if the
		OFFSET		divisor is zero or if the magnitude of the divisor is
				less than or equal to the magnitude of the high order
,,	NS	DIVL dst, src		half of the dividend.
X	No	0 1 0 1 1 0 1 0 Rs≠0 Rd ADDRESS	725	The aborted instruction takes a maximum of 60 clock cycles.
		AUUNESS		
		DIVL dst, src		
X	\$\$0	0 1 0 1 1 0 1 0 Rs≠0 Rd	725	
		O SEGMENT OFFSET		
		DIVL dst, src		Flags:
X	SLO	0 1 0 1 1 0 1 0. Rs≠0 Rd	728	C: Set to 1 if the quotient is
		1 SEGMENT	720	less than -2 ³¹ or greater than/ equal to 2 ⁺³¹ . Reset otherwise. Z: Set to 1 if either the quotient
				or divisor is zero. Reset otherwise.
				S: Set if quotient is negative. Reset otherwise.
			P	P/V: Set to 1 if division is aborted. Reset otherwise.
		C Z S PV AFFECTED		·
		DA H UNAFFECTED		

Operation 0

11

Rc<0:15> \leftarrow Rc<0:15> - 1

If Rc<0:15> \neq 0

Then PC \leftarrow Updated PC-2x displacement


Otherwise PC \leftarrow Updated PC

Description

The contents of the generalpurpose word register designated by the Rc field of the instruction are decremented and if this produces a nonzero result, a jump is executed. The jump address is obtained by subtracting the contents of the 7 bit instruction displacement field which has been left shifted (ie word aligned) from the contents of the updated program counter (ie incremented by 2). The resultant address is loaded into the program counter and is used as the jump destination. The displacement field is interpreted as a 7 bit unsigned integer. Thus the range of the relative jump is Ø to -127 words with respect to the updated PC.

If the register decrementation produces a zero result, then the contents of the program counter are merely updated by incrementing by 2.

C Z S PV DA H UNAFFECTED



Operation

6

FCW<1]> + 1 for N=Ø

FCW<11> + FCW<11>for N=1


FCW<12> ← 1 for V=Ø

FCW<12> + FCW<12>for V=1

Description

The interrupt enables in the $% \left(1\right) =\left(1\right) \left(1\right) \left($ FCW are set to 1 dependent upon the values of the N & V bits within the instruction. Avalue of 1 in these bit positions causes the relevant interrupt enable to be unaltered, and a value of \emptyset causes the relevant interrupt enable to be set. The bit designated V in the instruction controls the vectored interrupt enable bit and the bit designated N controls the non-vectored interrupt enable bit.

						AFFECTED
С	Z	s	P۷	DA	Н	UNAFFECTED



Γ					
		EXB Rd, src			
R	S,NS	10101100 Rs Rd	6	<u>Operation</u>	
		EXB Rd, src		src<0:7> ↔ dst<0:7>	
IR	s,ns	0 0 1 0 1 1 0 0 Rs Rd	12		
		EXB Rd, src		Description	
DA	NS	0 1 1 0 1 1 0 0 0 0 0 0 Rd	15	The contents of the source operand byte are exchanged with	
		ADDRESS		the contents of the destination operand byte. The destination	
		EXB Rd, src		operand is always a general purpose byte register designated by the Rd field of the instruc-	
DA	SSO	0 1 1 0 1 1 0 0 0 0 0 0 Rd	16	tion. The source operand is determined by the appropriate addressing mode.	
		1 SEGMENT OFFSET			
DA	SL0	EXB Rd, src	. •		
DA		0 1 1 0 1 1 0 0 0 0 0 0 Rd 1 SEGMENT	18		
		OFFSET			
X		EXB Rd, src 0 1 1 0 1 1 0 0 Rs≠0 Rd	16		
_ ^	NS	ADDRESS	10		
		EXB Rd, src			
X	\$\$0	0 1 1 0 1 1 0 0 Rs≠0 Rd	16		
		O SEGMENT OFFSET			
		EXB Rd, src	4.0		
X	SL0	0 1 1 0 1 1 0 0 Rs≠0 Rd	19		
		1 SEGMENT OFFSET			
		ACCOUNTS			
		C Z S PV DA H UNAFFECTED		Flags are not affected.	

		EXTS Rd						
?	s,Ns	1011000	1 Rd 1010					

11 Operation

If dst<0:15> is negative dst<16:31> \leftarrow 1's otherwise dst<16:31> \leftarrow Ø

Description

The destination is a general purpose register pair, designated by the Rd field of the instruction. The sign bit of the less significant register of the pair is copied into each bit position of the most significant register. In this manner, the sign of the operand is preserved as the operand is extended from 16 to 32 bits in length.

C Z S PV DA H UNAFFECTED

EXTSB

11 Operation

If dst<0:7> is negative dst<8:15> + 1's otherwise dst<8:15> + Ø

Description

The destination is a general purpose register, designated by the Rd field of the instruction. The sign bit of the the less significant byte of the register is copied into each position of the most significant byte. In this manner, the sign of the operand is preserved as the operand is extended from 8 to 16 bits.

C Z S PV DA H UNAFFECTED

EXTSL, Rd

R S,NS 1 0 1 1 0 0 0 1 Rd 0 1 1 1

11 Operation

If dst<0:31> is negative dst<32:63> + 1'sOtherwise $dst<32:63> + \emptyset$

Description

The destination is a general purpose register quad designated by the Rd field of the instruction. The sign bit of the less significant register pair of the quad is copied into each bit position of the most significant register pair. In this manner, the sign of the operand is preserved as the operand is extended from 32 to 64 bits.

C Z S PV DA H UNAFFECTED

HALT



*Interrupts are recognized at the end of each 3 cycle period.


Description


Instruction execution is suspended and CPU will be in a wait state until an interrupt or reset is received.

While in wait state, bus requests will be acknowledged and memory refresh will continue.


C Z S PV DA H UNAFFECTED

This is a system instruction.





INB



						AFFECTED
С	Z	S	P۷	DA	Н	UNAFFECTED

	r	INC dst, N	,	Oneration
R	s,ns	10101001 Rd N	4	<pre>Operation dst<0:15> ← dst<0:15> + N + 1</pre>
	-	INC dst, N		usino. 132 × usino. 132 × w · ·
IR	s,Ns	00101001 Rd N	11	Description
		INC dst, N		A value between 1 and 16
DA	r	0 1 1 0 1 0 0 1 0 0 0 0 N	13	is added to the destination operand word and the
2	ľ	ADDRESS		result is loaded back into the destination. The
	.			desired value to be added is specified by the N field.
	r	INC dst, N		$N = \emptyset$ corresponds to value 1 and so on, and $N = F$
DA	-	0 1 1 0 1 0 0 1 0 0 0 0 N	14	corresponds to value 16. The destination is determined
	Ĺ	O SEGMENT OFFSET		by the applicable addressing mode.
		INC dst, N		
DA	SLO	01101001 0000 N	16	
		1 SEGMENT		
		OFFSET		
	_	INC dst, N		
Χ		0 1 1 0 1 0 0 1 Rd N	14	
^	··· }	ADDRESS		
	L			
		INC dst, N		
Χ	SSO	0 1 1 0 1 0 0 1 Rd N	14	
	Į	O SEGMENT OFFSET		
		INC dst, N		
Χ	SLO	0 1 1 0 1 0 0 1 Rd N	17	
		1 SEGMENT		
		OFFSET		
	_			
				Flags:
				Z: Set to 1 if result is zero. Reset otherwise.
	Γ	Z S PV AFFECTED		S: Set to 1 if result is negative. Reset otherwise.
	 	C DA H UNAFFECTED		P/V: Set to 1 on arithmetic overflow. Reset otherwise.
	L			

R	INCB dst, N S,NS 1 0 1 0 1 0 0 0 Rd N	4	<pre>Operation dst<0:7> ← dst<0:7> + N + 1</pre>
IR	INCR dst, N S,NS 0 0 1 0 1 0 0 0 Rd N	11	Description A value between 1 and 16
DA	NS 0 1 1 0 1 0 0 0 0 0 0 0 N ADDRESS	13	is added to the destination operand byte and the result is loaded back into the destination. The desired value to be added
DA	INCB dst, N SSO 0 1 1 0 1 0 0 0 0 0 0 0 N 0 SEGMENT OFFSET	14	is specified by the N field. N = Ø corresponds to 1 and so on, and N = F corresponds to value 16. The destination is determined by the applicable addressing mode.
DA	INCB dst, N SLO 0 1 1 0 1 0 0 0 0 0 0 0 0 N 1 SEGMENT OFFSET	16	
X	INCB dst, N NS 0 1 1 0 1 0 0 0 Rd N ADDRESS	14	
Х	INCB dst, N SSO 0 1 1 0 1 0 0 0 Rd N 0 SEGMENT OFFSET	14	
X	INCB dst, N SLO	17	
	Z S PV DA H AFFECTED C UNAFFECTED		Flags: Z: Set to 1 if result is zero. Reset otherwise. S: Set to 1 if result is negative. Reset otherwise. /V: Set to 1 on arithmetic overflow. Reset otherwise. DA: Set to 0. H: Set on carry from least significant digit. Reset otherwise.

IND

IR s,NS 0 0 1 1 1 0 1 1 Rs 1 0 0 0 0 0 0 0 0 0 Rc Rd 1 0 0 0

21 Operation

dst<0:15> + src<0:15> Rd<0:15> + Rd<0:15> - 2 Rc<0:15> + Rc<0:15> - 1

Description

 ${\tt Data} \ {\tt word} \ {\tt from} \ {\tt the} \ {\tt port} \ {\tt addressed}$ by the contents of the general purpose register designated by the Rs field of the instruction is loaded into a memory destination. The destination is addressed by the contents of the general purpose register designated by the Rd field of the instruction. The original contents of the destination are lost. The contents of the general purpose registers designated by Rd are then decremented by 2. The contents of the general purpose register designated by Rc are decremented by 1.

PV AFFECTED
C Z S DA H UNAFFECTED

Flags:

P/V: Set to 1 if result of decrementing Rc register is zero. Reset otherwise.



IR s,ns

	1D	В	dst	ι,	SI	°C.	, R	С				
0	0	1	1	1	0	1	0	Rs	ı	0	0	0
0	0	0	0		F	۱c		Rd	1	0	0	0

21

Operation _____

dst<0:7> ← src<0:7> Rd<0:15> ← Rd<0:15> - 1 Rc<0:15> ← Rc<0:15> - 1

Description

Data byte from the port addressed by the contents of the general purpose register designated by the Rs field of the instruction is loaded into a memory destination. The destination is addressed by the contents of the general purpose register designated by the Rd field of the instruction. The original contents of the destination are lost. The contents of the general purpose registers designated by Rd and Rc are then decremented by 1.

			P۷			AFFECTED
С	Z	S		DΑ	Ξ	UNAFFECTED

Flags:

P/V: Set to 1 if result of decrementing Rc register is zero. Reset otherwise. IR

This is a system instruction.

INDR

INDR dst. src. Rc

S,NS

and repeat

111	יוטו		5 ι	,	31	٠,	INC					
0	0	1	1	1	0	1	1	Rs	1	0	0	0
0	0	0	0	I	F	۱c		Rd	0	0	0	0

*n is the number of iterations

11 + 10n*

Operation

dst<0:15> + src<0:15> $Rd<0:15> \leftarrow Rd<0:15> - 2$ $Rc<0:15> \leftarrow Rc<0:15> - 1$

repeat until termination

Description

Data word from the port addressed by the contents of the general purpose register designated by the Rs field of the instruction is loaded into a memory destination. The destination is addressed by the contents of the general purpose register designated by the Rd field of the instruction. The original contents of the destination are lost. The contents of the general purpose register designated by Rd is then decre-mented by 2. The contents of the general purpose register designated by Rc are decremented by 1. The instruction is terminated when the result of this decrementation reaches zero. This instruction is interruptible.

			PV			AFFECTED
С	Z	S		DΑ	Н	UNAFFECTED

Flags:



IR

s,Ns (

INDRB d	st, src,	Rc				
0 0 1 1	1010	Rs	-	0	0	0
0000	Rc	Rd	0	0	0	σ

*n is the number of iterations

11 + 10n*

Operation

dst<0:7> + src<0:7>
Rd<0:15> + Rd<0:15> - 1
Rc<0:15> + Rc<0:15> - 1
repeat until termination

Description

Data byte from the port addressed by the contents of the general purpose register designated by the Rs field of the instruction is loaded into the memory destination. The destination is addressed by the contents of the general purpose register designated by the Rd field of the instruction. The original contents of the destination are lost. The contents of the general purpose register designated by Rd are then decremented by 1. The contents of the general purpose register designated by Rc are decremented by 1. The instruction is terminated when the result of this decrementation reaches zero. This instruction is interruptible.

			P۷			AFFECTED
С	Z	S		DA	Н	UNAFFECTED

Flags:




IR S,NS 0 0 1 1 1 0 1 1 Rs 0 0 0 0 21 0 0 0 0 Rc Rd 1 0 0 0

Operation

dst<0:15> ← src<0:15> Rd<0:15> ← Rd<0:15> + 2 Rc<0:15> ← Rc<0:15> - 1

Description


 ${\tt Data\ word\ from\ the\ port\ addressed}$ by the contents of the general purpose register designated by the Rs field of the instruction is loaded into a memory destination. The destination is addressed by the contents of the general purpose register designated by the Rd field of the instruction. The original contents of the destination are lost. The contents of the general purpose register designated by Rd are then incremented by 2. The contents of the general purpose register designated by Rc are decremented by 1.



Flags:

P/V: Set to 1 if result of decrementing Rc register is zero. Reset otherwise. memory, autoincrement

ΙR



21

Operation_

dst<0:7> + src<0:7> Rd<0:15> + Rd<0:15> + 1 $Rc<0:15> \leftarrow Rc<0:15> - 1$

Description

 ${\tt Data\ byte\ from\ the\ port\ addressed}$ by the contents of the general purpose register designated by the Rs field of the instruction is loaded into a memory destination. The destination is addressed by the contents of the general purpose register designated by the Rd field of the instruction. The original contents of the destination are lost. The contents of the general $purpose\ registers\ designated$ by Rd are then incremented by 1. The contents of the general purpose register designated by Rc are decremented by 1.

Flags:

			P۷			AFFECTED
С	Z	S		DΑ	Н	UNAFFECTED

P/V: Set to 1 if result of decrementing Rc register is zero. Reset otherwise. INPUT word from I/O port
 to memory, autoincrement
 and repeat



INIR dst, src, Rc

IR

1	_	_	_	-		_	-		_	_	_	_
s,ns	0	0	1	1	1 0	1	1	Rs	0	0	0	0
	0	0	0	0	ı	₹c		Rd	O	0	0	0

*n is the number of iterations

11 + 10n*

Operation_

dst<0:15> + src<0:15> Rd<0:15> + Rd<0:15> + 2 Rc<0:15> + Rc<0:15> - 1repeat until termination


Description

Data word from the port addressed by the contents of the general purpose register designated by the Rs field of the instruction is loaded into a memory destination. The destination is addressed by the contents of the general purpose register designated by the Rd field of the instruction. The original contents of the destination are lost. The contents of the general purpose register designated by Rd are then incremented by 2. The contents of the general purpose register designated by Rc are decremented by 1. This instruction is terminated when the result of this decrementation reaches zero. This instruction is interruptible.

PV AFFECTED
C Z S DA H UNAFFECTED

Flags:





*n is the number of iterations.

Operation


dst<0:7> + src<0:7>
Rd<0:15> + Rd<0:15> + 1
Rc<0:15> + Rc<0:15> - 1
repeat until termination

Description

Data byte from the port addressed by the contents of the general purpose register designated by the Rs field of the instruction is loaded into a memory destination. The destination is addressed by the contents of the general purpose register designated by the Rd field of the instruction. The original contents of the destination are lost. The contents of the general purpose register designated by Rd are then incremented by 1. The contents of the general purpose register designated by Rc are decremented by 1. This instruction is terminated when the result of this decrementation reaches zero. This instruction is interruptible.

			P۷			AFFECTED
С	Z	S		DA	Н	UNAFFECTED

Flags:




Operation

Non Segmented	Segmented
R15<0:15> + R15<0:15>+ 2	R15<0:15> ← R15<0:15>+ 2
FCW ← (R15<0:15>)	FCW ← (RR14<0:22>)
-	R15<0:15> + R15<0:15>+ 2
-	PC SEGMENT \leftarrow (RR14<0:22>)
R15<0:15> ← R15<0:15>+ 2	R15<0:15> + R15<0:15>+ 2
PC ← (R15<0:15>)	PC OFFSET ← (RR14<0:22>)
R15<0:15> ← R15<0:15> +2	R15<0:15 > ← R15<0:15 + 2>


Description

This instruction causes a return from an interrupt or trap. The program status that was pushed on the system stack is popped to restore the pre-interrupt processor status. The System Stack Pointer contents are modified to reflect the entries that are removed.



Flags:

The flags will be restored to pre-interrupt values.



JR CC, d

RA 1110 CC Displacement

О

Operation

PC + Updated PC + 2x displacement

If condition met


Otherwise PC + Updated PC


Description


A program jump is taken if the condition code set in the ${\tt CC}$ field of the instruction is met. If the condition is met, the contents of the program counter are updated (incremented by 2 and added to the contents of the 8 bit displacement field of the instruction, after the latter has been sign extended and left shifted (word aligned). The result is then loaded into the program counter as the jump address. If the condition is failed, the program counter is merely incremented by 2. The range of the jump is +127to -128 words with respect to the updated PC. The program counter segment number remains unchanged.

C Z S PV DA H UNAFFECTED

Flags are not affected.












5

5



Operation


 $dst<0:3> \leftarrow IM<0:3>$ $dst<4:15> \leftarrow \emptyset$ $dst<0:7> \leftarrow IM<0:7>$ $dst<8:15> \leftarrow \emptyset$ 8 bits


Description


The immediate value in the instruction field, IM, is loaded into the least significant bits of the destination. The destination is a general purpose word register designated by the Rd field of the instruction. The remaining bits of the destination register are cleared.

C Z S PV DA H UNAFFECTED

Flags are not affected







IR	S,NS	DB Rd, IM 0 0 0 0 1 1 0 0 Rd 0 1 0 1 OPERAND	11	<u>Operation</u> dst<0:7> ← IM <0:7>
DA	NS	O 1 0 0 1 1 0 0 0 0 0 0 0 1 0 1 OPERAND ADDRESS	14	Description The immediate byte operand following the instruction in memory is loaded into the destination. The destination is
DA	SSO	DB Rd, IM 0 1 0 0 1 1 0 0 0 0 0 0 0 1 0 1 OPERAND 0 SEGMENT OFFSET	15	determined by the applicable addressing mode. The original contents of the destination are lost.
DA	SLO	DB Rd, IM 0 1 0 0 1 1 0 0 0 0 0 0 0 1 0 1 OPERAND 0 SEGMENT OFFSET	17	
Х	NS	LDB Rd, IM 0 1 0 0 1 1 0 0 Rd≠0 0 1 0 1 OPERAND ADDRESS	15	
Χ	SSO	LDB Rd , IM 0 1 0 0 1 1 0 0 Rd≠0 0 1 0 1 OPERAND 0 SEGMENT OFFSET	15	
Х	SLO	LDB Rd, IM 0 1 0 0 1 1 0 0 Rd≠0 0 1 0 1 OPERAND 1 SEGMENT OFFSET	18	
		C Z S PV DA H UNAFFECTED		Flags are not affected.





Operation

Description

The contents of the control word specified in the CW field of the instruction are loaded into the general purpose destination word register specified by the Rd field of the instruction. The original contents of the destination are lost. Where a control word of less than 16 bits is loaded into the destination register, 0's are loaded into the unused bit positions.

The CW field decodes are shown below:

CW	Field	Source
0	0 0	
0	0 1	_
0	1 0	FCW
0	1 1	Refresh register (bits 1 through 8)
1	0 0	NPSAP segment
1	0 1	NPSAP upper offset
1	1 0	R14
1	1 1	R15

						AFFECTED
С	z	S	PV	DA	Н	UNAFFECTED

Flags are not affected.



R S,NS 0 1 1 1 1 0 1 Rd 1 CW 7

Operation

CW<0:15> + Rs<0:15>

Description

The control word specified in the CW field of the instruction is loaded from the general purpose source word register specified by the Rs field of the instruction. The original contents of the control word are lost.

The CW field decodes are shown below:

CW Field	Destination
0 0 0	
0 0 1	_
0 1 0	FCW
0 1 1	Refresh register (bits 1 through 15)
100	NPSAP segment
101	NPSAP upper offset
1 1 0	R14
111	R15

C Z S PV DA H UNAFFECTED

Flags are affected <u>only</u> if the FCW is selected as the destination. R



LDCTLB Rd

1 0 0 0 1 1 0 0 Rd 0 0 0 1

Operation

7

dst<0:7> + FCW<0:7>

Description

The flag byte of the FCW is loaded into the general purpose byte destination register designated by the Rd field of the instruction. The previous contents of the destination register are lost.

C Z S PV DA H UNAFFECTED

Flags are not affected.



LDCTLB Rs R 1001 10001100 Rs 7 Operation FCW<0:7> + src<0:7> Description The flag byte of the FCW is loaded from a general purpose byte source register designated by the Rs field of the instruction.
The previous contents of the flag register are lost.

н

AFFECTED

UNAFFECTED

Flags are affected as described

above.

IR S,NS 10111011 Rd 1001

Operation 0

20

Description

The source word operand is loaded into the word destination. Both the source and destination operands are addressed by the general purpose registers designated in the Rs and Rd fields of the instruction. The contents of the source are unaltered and the original destination contents are lost. The contents of the general purpose register designated by the Rc field of the instruction are decremented by 1. The contents of Rs and Rd are both decremented by 2.

			P۷			AFFECTED
С	Z	S		DA	Н	UNAFFECTED

Flags:

P/V: Set to 1 if result of decrementing Rc is zero. Reset otherwise.



CLOCK CYCLES

20

IR

	LD	DB		d	s t	, :	sr	с,	Rc					
S,NS	1	0	1	1	1	0	1	0		Rd	1	0	0	1
	0	0	0	d		Rc				Rs	1	0	0	0

dst<0:7> + src<0:7>
Rs<0:15> + Rs<0:15>- 1
Rd<0:15> + Rd<0:15>- 1
Rc<0:15> + Rc<0:15>- 1

Description

Operation

The source byte operand is loaded into the byte destination. Both the source and destination operands are addressed by the general purpose registers designated in the Rs and Rd fields of the instruction. The contents of the source are unaltered, and the original destination contents are lost. The contents of the general purpose register designated by the Rc field of the instruction are decremented by 1. The contents of Rs and Rd are both decremented by 1.

			PV			AFFECTED
С	Z	S		DA	Н	UNAFFECTED

Flags:

P/V: Set to 1 if result of decrementing Rc is zero. Reset otherwise.



IR s,Ns 1 0 1 1 1 0 1 1 Rd 1 0 0 1 11 + 9n*

*n is the number of iterations.

Operation

dst<0:15> ← src<0:15> Rs<0:15> ← Rs<0:15>- 2

Rd<0:15> + Rd<0:15>- 2

 $Rc<0:15> \leftarrow Rc<0:15>-1$ repeat until termination


Description

The source word operand is loaded into the word destination. Both the source and $\ \, \text{destination operands are} \,$ addressed by the general purpose registers designated in the Rs and Rd fields of the instruction. The contents of the source are unaltered, and the original destination contents are lost. The contents of the general purpose register designated by the Rc field of the instruction are decremented by 1. The contents of Rs and Rd are both decremented by 2 and the operation will repeat until termination. Termination occurs when the contents of Rc are \emptyset . This instruction is interruptible.

			P۷			AFFECTED
С	Z	S		DA	Н	UNAFFECTED

Flags:

IR



*n is the number of iterations

Operation

dst<0:7> + src<0:7>

Rs<0:15> + Rs<0:15> - 1

Rd<0:15> + Rd<0:15>-1

 $Rc<0:15> \leftarrow Rc<0:15>-1$ repeat until termination


Description

The source byte operand is loaded into the byte destination. Both the source and destination operands are addressed by the general purpose registers designated in the Rs and Rd fields of the instruction. The contents of the source are unaltered, and the original destination contents are lost. The contents of the general purpose register designated by the Rc field of the instruction are decremented by 1. The contents of Rs and Rd are both decremented by l and the operation will repeat until termination. Termination occurs when the contents of Rc are Ø. This instruction is interruptible.

			P۷			AFFECTED
С	Z	S		DA	Ξ	UNAFFECTED

Flags:

ΙR



20 Operation

dst<0:15> + src<0:15> Rs<0:15> + Rs<0:15> + 2 Rd<0:15> + Rd<0:15> + 2 Rc<0:15> + Rc<0:15> - 1

Description

The source word operand is loaded into the word destination. Both the source and destination operands are addressed by the general purpose registers designated in the Rs and Rd fields of the instruction . The contents of the source are unaltered and the original destination contents are lost. The contents of the general purpose register designated by the Rc field of the instruction are decremented by 1. The contents of Rs and Rd are both incremented by 2.

			P۷			AFFECTED
С	Z	S		DA	Н	UNAFFECTED

Flags:

P/V: Set to 1 if result of decrementing Rc is zero. Reset otherwise.

IR S,NS 1 0 1 1 1 0 1 0 Rd 0 0 0 1 0 0 0 0 0 Rc Rs 1 0 0 0

20 Operation

dst<0:7> + src<0:7>
Rs<0:15> + Rs<0:15> + 1
Rd<0:15> + Rd<0:15> + 1
Rc<0:15> + Rc<0:15> - 1

Description

The source byte operand is loaded into the byte destination. Both the source and destination operands are addressed by the general purpose registers designated in the Rs and Rd fields of the instruction. The contents of the source are unaltered, and the original destination contents are lost. The contents of the general purpose register designated by the Rc field of the instruction are decremented by 1. The contents of Rs and Rd are both incremented by 1.

				PV			AFFECTED
1	C	Z	S		DA	Н	UNAFFECTED

Flags.

P/V: Set to 1 if result of decrementing Rc is zero. Reset otherwise.

LDIR

IR s,Ns

LDIR dst, src, Rc,

1 0 1 1 1 0 1 1 Rd 0 0 0 1

0 0 0 0 Rc Rs 0 0 0 0

*n is the number of iterations.

11 + 9n* Operation

dst<0:15> + src<0:15> Rs<0:15> + Rs<0:15>+ 2

 $Rd<0:15> \leftarrow Rd<0:15>+ 2$

 $Rc<0:15> \leftarrow Rc<0:15>-1$

repeat until termination

Description

The source word operand is loaded into the word destination. Both the source and destination operands are addressed by the general purpose registers designated in the Rs and Rd fields of the instruction. The contents of the source are unaltered, and the original destination contents are lost. The contents of the general purpose register designated by the Rc field of the instruction are decremented by 1. The contents of Rs and Rd are both incremented by 2 and the operation will repeat until termination. Termination occurs when the contents of Rc are \emptyset . This instruction is interruptable.

PV AFFECTED
C Z S DA H UNAFFECTED

Flags:

LDIRB dst, src, Rc

IR

S,NS	1	0	1	1	1	0	1	0	Rd	0	0	0	1
	р	0	0	0	I	Rc		5	Rs	0	0	0	0

*n is the number of iterations.

11 + 9n* Operation

dst<0:7> + src<0:7>

Rs<0:15> + Rs<0:15>+ 1

Rd<0:15> + Rd<0:15>+ 1


 $Rc<0:15> \leftarrow Rc<0:15>-1$ repeat until termination


Description

The source byte operand is loaded into the byte destination. Both the source and destination operands are addressed by the general purpose registers designated in the Rs and Rd fields of the instruction. The contents of the source are unaltered and the original destination contents are lost. The contents of the general purpose register designated by the Rc field of the instruction are decremented by 1. The contents of Rs and Rd are both incremented by 1 and the operation will repeat until termination. Termination occurs when the contents of Rc are Ø. This instruction is interruptible.

			PV			AFFECTED	
С	Z	S		DA	Н	UNAFFECTED	


Flags:





		to memory		
		LDL Rd, IM		
IR	з,иѕ		17	Operation
İ		31 OPERAND 16		dst <0:31> + IM <0:31>
		15 OPERAND O		
		LDL Rd, IM		Description_
DA	NS	01001101 00000111	20	The immediate long word data
			20	following the instruction in memory is loaded into the
				destination long word operand. The destination operand is
		OPERAND 0		determined by the applicable
		ADDRESS		addressing mode. The original contents of the destination are lost.
ŧ		LDL Rd, IM		
DA	SSO	01001101 00000111	21	
		31 OPERAND 16		
		15 OPERAND O		
		O SEGMENT OFFSET		
) 		LDL Rd, IM		
DA	\$LO	01001101 00000111	23	
		31 OPERAND 16		
		15 OPERAND O		
		1 SEGMENT		
		OFFSET		
		LDL Rd, IM		
Х	NS	0 1 0 0 1 1 0 1 Rd ≠ 0 0 1 1 1	21	
		31 OPERAND 16		
		15 OPERAND O		
		ADDRESS		
		LDL Rd, IM		
Х	\$\$0	0 1 0 0 1 1 0 1 Rd ≠ 0 0 1 1 1	21	
		31 OPERAND 16		
		15 OPERAND O		
		O SEGMENT OFFSET		
		<u> </u>		
		LDL Rd, IM		
Х	SLO	01001101 Rd≠0 0111	24	
		31 OPERAND 16		Flags are not affected.
		15 OPERAND 0		riogs are not directed.
		1 SEGMENT		AFFECTED
		OFFSET		C Z S PV DA H UNAFFECTED





Γ		
IR	s,ns	LDM Rd, src, N 0 0 0 1 1 1 0 0 Rs 0 0 0 1 11 + 3n Operation Rd N
DA	NS	LDM Rd, src, N 0 1 0 1 1 1 0 0 0 0 0 0 0 1 14 + 3n Rd
DA	SSO	with words from consecutive memory locations with ascending addresses. The first register to be loaded is specified in the Rd field of the instruction. The registers will be addressed in ascending order for loading, with RØ following RI5. The number of registers to be loaded is specified in the 'N'
DA	SLO	LDM Rd, src, N O 1 0 1 1 1 0 0 0 0 0 0 0 1 Rd N Rd N Rd N SEGMENT Roaded is specified in the N field of the instruction. A Ø in this field represents 1 register, etc. A source operand address is generated according to the applicable addressing mode specified by the Rs field of the instruction. The first register will be loaded from
X	NS	OFFSET this location. Succeeding registers will be loaded from successive memory locations. The memory contents are not altered. This instruction is not interruptible. Rd N ADDRESS
Х	\$\$0	DM Rd, src, N 0 1 0 1 1 1 0 0 Rs≠0 0 0 0 1 15 + 3n Rd
Х	SLO	LDM Rd, src, N 0 1 0 1 1 1 0 0 Rs≠0 0 0 0 1 Rd N 1 SEGMENT OFFSET
		C Z S PV DA H UNAFFECTED Flags are not affected.

		LDPS src		
IR	S,NS	0·0 1 1 1 0 0 1 Rs 0 0 0 0	12,16	Operation_
		LDPS src		
AG	NS	01111001 00000000	16	Description
		ADDRESS		This instruction loads the
DA	\$\$0	O 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0	20	processor status from consecutive memory locations with ascending address. The starting address of the status is determined by the applicable addressing mode. In AmZ8001 the status is four consecutive words, and in AmZ8002 the status is two words.
		LDPS src		the status is two words.
DA	SLO	0 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 1 1 SEGMENT	22	The PC segment number is not affected by this instruction in non-segmented mode.
		OFFSET		
		LDPS src		
Х	NS	0 1 1 1 1 0 0 1 Rs≠0 0 0 0 0	17	
		ADDRESS		
		LDPS src		
Х	SS0	0 1 1 1 1 0 0 1 Rs≠0 0 0 0 0	20	
		O SEGMENT OFFSET		
		LDPS src		
X	SL0	0 1 1 1 1 0 0 1 Rs≠0 0 0 0 0 0 1 SEGMENT OFFSET	23	
		C Z S PV DA H AFFECTED UNAFFECTED		The processor flags are loaded with the contents of the new FCW.
		-		

MBIT 00001010 s,NS 0 1 1 1 1 0 1 1

Operation ____

7

S FLAG + MI

Z FLAG ←

Description


The multi-micro input line \mathcal{M} I is tested.

Flags:

S: Set to 1 if M1 is active. Reset otherwise.Z: Undefined.

I			S				AFFECTED
I	C	z		PV	DA	Н	UNAFFECTED





*n is the number of decrementations.

(n = Ø if initial state of #1 was 1)

Description

There is an external input called Micro-in (All) and an output There is an external input called Micro-in (ALI) and an output called Micro-out (ALO). The MREQ instruction tests the state of the ALI input. If the ALI input is 1, the instruction terminates If the ALI input is zero, the ALO output is activated and the general purpose register designated by the Rc field of the instruction is decremented by 1. The state of the ALI line is tested, and the contents of Rc are repeatedly decremented until they reach zero. The instruction then terminates with the ALO line active if ALI is set, or with the ALO line inactive if ALI is not set.

Flags:

Z Instruction terminated after initial test of μ I 0 Instruction terminated due to contents of Rc reaching zero. Instruction terminated due to M1 input being 1 after M0input was activated.

	Z	s				AFFECTED
С			P۷	DA	Н	UNAFFECTED

MRES
S,NS 0 1 1 1 1 0 1 1 0 0 0 0 1 0 0 1


Operation Property of the Contract of the Cont

µ0 + Ø

Description

The multi-micro out line \mathcal{M} 0 is reset.

C Z S PV DA H UNAFFECTED




Operation

μ0 ← 1

Description

The multi-micro out line MO is set. Note that this operation performs an unconditional setting of the MO line, independent of the state of the multi-micro in line MI.

C Z S PV DA H UNAFFECTED





MULTIPLY register with long word

	MULTL Rd, src	
R s,n	10011000 Rs Rd 282 + 7n*	<u>Operation</u>
		dst<0:63> + dst<0:31>X src<0:31>
	MULTL Rd, src	
IM s,n:		<u>Description</u>
	31 OPERAND 16	The least significant long word of a destination register quadruple
	15 OPERAND 0	(multiplicand) is multiplied by the contents of a source long word
	MULTL Rd, src	operand (multiplier). The result is loaded into the destination,
IR s,N	202 + 75*	which is a general purpose register quadruple designated by the Rd field
***		of the instruction. The source operand is determined from the
	MULTL Rd, src	applicable addressing mode. Both the multiplicand and multiplier
DA NS	0 1 0 1 1 0 0 0 0 0 0 0 Rd 283 + 7n*	are treated as signed two's com- plement 32 bit integers. The
	ADDRESS	original contents of the desti- nation are lost. The source
	MULTL Rd, src	contents are unaltered.
DA sso	0 1 0 1 1 0 0 0 0 0 0 0 Rd 286 + 7n*	
	O SEGMENT OFFSET	
	MULTL Rd, src	
DA SLO	0 1 0 1 1 0 0 0 0 0 0 0 Rd 286 + 7n*	
	1 SEGMENT	
	OFFSET	
	MULTL Rd, src	
X NS	0 1 0 1 1 0 0 0 Rs≠0 Rd 284 + 7n*	
	ADDRESS	*n is the number of bits equal
		to 1 in the absolute value of the least significant half of
	MULTL Rd, src	the destination operand.
X sso	0 1 0 1 1 0 0 0 Rs≠0 Rd 286 + 7n*	
	O SEGMENT OFFSET	
	MULTL Rd, src	
X SLC	0 1 0 1 1 0 0 0 Rs≠0 Rd 287 + 7n*	Flags:
'	1 SEGMENT	C: Set to 1 if product is less than
	OFFSET	-231, or greater than/equal to 231. Reset otherwise.
		Z: Set to 1 if product is zero. Reset otherwise.
		S: Set to 1 if product is negative. Reset otherwise.
		P/V: Reset.
	C Z S PV AFFECTED	
	DA H UNAFFECTED	

		NEG dst		
R	S,NS	1 0 0 0 1 1 0 1 Rd 0 0 1 0	7	<u>Operation</u> dst<0:15> + dst<0:15> + 1
IR	S,NS	NEG dst 0 0 0 0 1 1 0 1 Rd 0 0 1 0	12	
DA	NS	NEG dst 0 1 0 0 1 1 0 1 0 0 0 0 0 1 0 ADDRESS	15	Description The contents of the destination word operand are replaced by its two's complement. The destination operand is obtained by using the applicabl
DA	SSO	NEG dst 0 1 0 0 1 1 0 1 0 0 0 0 0 0 0 1 0 0 SEGMENT OFFSET	16	addressing mode. The negation is achieved by complementing the destination operand and adding 1.
DA	SLO	NEG dst 0 1 0 0 1 1 0 1 0 0 0 0 0 0 1 0 1 SEGMENT OFFSET	18	
Х	NS	NEG dst 0 1 0 0 1 1 0 1 Rs≠0 0 0 1 0 ADDRESS	16	
X	\$\$0	NEG dst 0 1 0 0 1 1 0 1 Rs≠0 D 0 1 0 0 SEGMENT OFFSET	16	
Х	SLO	NEG dst 0 1 0 0 1 1 0 1 Rs≠0 0 0 1 0 1 SEGMENT	19	
		C Z S PV AFFECTED DA H UNAFFECTED		Flags: C: Reset on carry from destination. Set to 1 otherwise. Z: Set to 1 if the result is zer Reset otherwise. S: Set to 1 if result is negative Reset otherwise. P/V: Set to 1 if operand value is 8000 (HEX) Reset otherwise.

R	s,ns	NEGB dst	7	<u>Operation</u>
IR	S,NS	NEGB dst 0 0 0 0 1 1 0 0 Rd 0 0 1 0	12	dst<0:7> -dst <0:7> + 1
DA	NS	NEGB dst 0 1 0 0 1 1 0 0 0 0 0 0 0 1 0 ADDRESS	15	Description The contents of the destination byte operand are replaced by its two's complement. The destination operand is obtained
DA	\$\$0	NEGB dst 0 1 0 0 1 1 0 0 0 0 0 0 0 0 1 0 0 SEGMENT OFFSET	16	by using the applicable addressing mode. The negation is achieved by complementing the destination operand and adding 1.
DA	SLO	NEGB dst 0 1 0 0 1 1 0 0 0 0 0 0 0 0 1 0 1 SEGMENT	18	
X	NS	OFFSET NEGB dst 0 1 0 0 1 1 0 0 Rd≠0 0 0 1 0 ADDRESS	16	
Χ	\$\$0	NEGB dst 0 1 0 0 1 1 0 0 Rd≠0 0 0 1 0 0 SEGMENT OFFSET	16	
X	SLO	NEGB dst 0 1 0 0 1 1 0 0 Rd≠0 0 0 1 0 1 SEGMENT OFFSET	19	
		C Z S PV AFFECTED DA H UNAFFECTED		Flags: C: Reset on carry from destination. Set to 1 otherwise. Z: Set to 1 if the result is zero. Reset otherwise. S: Set to 1 if result is negative. Reset otherwise. P/V: Set to 1 if the operand value is 80 (HEX). Reset otherwise.

NOP

NOP S,NS 10001101 0000 0111 7

No operation takes place, and PC is incremented by 2.

C Z S PV DA H UNAFFECTED

		OR Rd, Rs		
R	S,NS	10000101 Rs Rd	4	Operation Operation
		OR Rd, IM		dst<0:15>
IM	S,NS	0 0 0 0 0 1 0 1 0 0 0 0 Rd	7	
		OPERAND		No. contraction
				Description Logical OR operation is performed
IR	S,NS	OR Rd, src 0 0 0 0 0 1 0 1 Rs≠0 Rd	7	between corresponding bits of the source and destination words.
	·		·	The source operand is obtained using the applicable addressing
		OR Rd, src		mode and the destination is always a general purpose register designated by the Rd field of
DA	NS	0 1 0 0 0 1 0 1 0 0 0 0 Rd ADDRESS	9	the instruction. The 16-bit result is loaded into the
		ADDRE 33		destination. The source operand is not altered and original
		OR Rd, src		destination operand is lost.
DA	SSO	0 1 0 0 0 1 0 1 0 0 0 0 Rd	10	
		1 SEGMENT OFFSET		
		OR Rd, src		
DA	SL0	0 1 0 0 0 1 0 1 0 0 0 0 Rd	12	
		1 SEGMENT OFFSET		
		01132		
X		OR Rd, src		
^	NS	0 1 0 0 0 1 0 1 Rs # 0 Rd ADDRESS	10	
		Abblicas		
,,		OR Rd, src		
Х	SS0	0 1 0 0 0 1 0 1 Rs # 0 Rd 0 SEGMENT OFFSET	10	
		O SEGRENI OITSEI		
		OR Rd, src		
X	SL0	0 1 0 0 0 1 0 1 Rs # 0 Rd	13	
		1 SEGMENT OFFSET		
		51.321		Flags:
				Z: Set to l if result is zero. Reset otherwise.
		Z S · AFFECTED		S: Set to 1 if result is negative. Reset otherwise.
		C PV DA H UNAFFECTED		

ORB Rd, Rs R S,NS ORB Rd, IM ORB Rd, IM ORB Rd, IM ORB Rd, Src ORB Rd, src DA NS ORB Rd, src ORB R					
ORB Rd, IM OPERAND OPERAND OPERAND OPERAND ORB Rd, src ORB Rd,			ORB Rd, Rs		
ORB Rd, IM OPERAND ORB Rd, src OFFSET ORB Rd, src ORB Rd, src ORB Rd, src OFFSET ORB Rd, src ORB Rd, src OFFSET ORB Rd, src ORB Rd, src OFFSET ORB Rd, src ORB Rd, src ORB Rd, src ORB Rd, src OFFSET ORB Rd, src ORB Rd,	R	S,NS	10000100 Rs Rd	4	Operation
ORB Rd, src			ODR Dd IM		dst<0:7> /- src<0:7>V dst<0:7>
ORB Rd, src DA NS ORB Rd, src OFFSET ORB Rd, src ORB Rd, src OFFSET ORB Rd, src ORB Rd, src OFFSET ORB Rd, src ORB Rd, src ORB Rd, src ORB Rd, src OFFSET ORB Rd, src ORB	IM	SNS		7	
ORB Rd, src		-,		•	
DA NS					
DA NS	T D	S NS		7	performed between corresponding
DA NS O 1 0 0 0 1 0 0 0 0 0 0 Rd Purpose register designated by the Rd field of the instruction. The 8-bit result is loaded into the destination. The source byte is not altered and the original byte in the destination. The Substration and the destination are purpose register designated by the Rd field of the instruction. The 8-bit result is loaded into the destination register is lost. DA SSO	IK	3,113	0 0 0 0 0 1 0 0 RSF0 Rd	/	tion bytes. The source byte is
DA NS 0 1 0 0 0 1 0 0 0 0 0 0 Rd Purpose register designated by the Rd field of the instruction. The 8-bit result is loaded into the destination. The Source byte is not altered and the original byte in the destination register is lost. DA SSO 0 1 0 0 0 1 0 0 0 0 0 0 Rd 10					addressing mode and the destina-
DA SSO ORB Rd, src In the destination register is lost. ORB Rd, src In the destination register is lost.	DA	NS	0 1 0 0 0 1 0 0 0 0 0 0 Rd	9	purpose register designated by the Rd field of the instruction.
DA SSO			ADDRESS		the destination. The source
DA SSO	•		ORB Rd, src		original byte in the destination
DA SLO	DA	SSO	0 1 0 0 0 1 0 0 0 0 0 0 Rd	10	register is lost.
DA SLO			O SEGMENT OFFSET		
ORB Rd, src X SSO ORB Rd, src X SLO ORB Rd, src			ORB Rd, src		
OFFSET ORB Rd, src X SSO ORB Rd, src I O SEGMENT OFFSET ORB Rd, src I SEGMENT OFFSET Flags: Z: Set to 1 if result is zero. Reset otherwise. S: Set to 1 if result is negative. Reset otherwise. P/V: Set to 1 if parity of result is even. Reset otherwise. P/V: Set to 1 if parity of result is even. Reset otherwise.	DA	SLO	0 1 0 0 0 1 0 0 0 0 0 0 Rd	12	
X NS ORB Rd, src X SSO ORB Rd, src X SSO ORB Rd, src X SLO ORB Rd, src			1 SEGMENT		
X NS 0 1 0 0 0 1 0 0 Rs ≠ 0 Rd 10 ADDRESS ORB Rd, src 0 1 0 0 0 1 0 0 Rs ≠ 0 Rd 10 ORB Rd, src ORB Rd, src 13 X SLO SEGMENT OFFSET Flags; Z: Set to 1 if result is zero. Reset otherwise. S: Set to 1 if result is negative. Reset otherwise. P/V: Set to 1 if parity of result is even. Reset otherwise.			OFFSET		
ADDRESS ORB Rd, src X SLO OFFSET ORB Rd, src X SLO OFFSET Flags: Z: Set to 1 if result is zero. Reset otherwise. S: Set to 1 if result is negative. Reset otherwise. P/V: Set to 1 if parity of result is even. Reset otherwise.			ORB Rd, src		
X SSO	Χ	NS	0 1 0 0 0 1 0 0 Rs ≠ 0 Rd	10	
X SSO			ADDRESS		
X SSO			ORB Rd, src		
X SL0 O 1 0 0 0 1 0 0 Rs ≠ 0 Rd 13 1 SEGMENT Flags; Z: Set to 1 if result is zero. Reset otherwise. S: Set to 1 if result is negative. Reset otherwise. P/V: Set to 1 if parity of result is even. Reset otherwise.	X	SSO		10	
X SLO 0 1 0 0 0 1 0 0 Rs ≠ 0 Rd 13 1 SEGMENT OFFSET Flags; Z: Set to 1 if result is zero. Reset otherwise. S: Set to 1 if result is negative. Reset otherwise. P/V: Set to 1 if parity of result is even. Reset otherwise.			O SEGMENT OFFSET		
T SEGMENT OFFSET Flags: Z: Set to l if result is zero. Reset otherwise. S: Set to l if result is negative. Reset otherwise. P/V: Set to l if parity of result is even. Reset otherwise.			ORB Rd, src		
Flags; Z: Set to 1 if result is zero. Reset otherwise. S: Set to 1 if result is negative. Reset otherwise. Z S PW AFFECTED P/V: Set to 1 if parity of result is even. Reset otherwise.	Χ	SLO	0 1 0 0 0 1 0 0 Rs ≠ 0 Rd	13	
Flags; Z: Set to 1 if result is zero. Reset otherwise. S: Set to 1 if result is negative. Reset otherwise. Z S PW AFFECTED P/V: Set to 1 if parity of result is even. Reset otherwise.			1 SEGMENT		
Reset otherwise. S: Set to 1 if result is negative. Reset otherwise. Z S PW AFFECTED P/V: Set to 1 if parity of result is even. Reset otherwise.			OFFSET		Flags:
S: Set to l if result is negative. Reset otherwise. P/V: Set to l if parity of result is even. Reset otherwise.					
Z S PM AFFECTED P/V: Set to 1 if parity of result is even. Reset otherwise.					S: Set to 1 if result is negative.
			Z S PM AFFECTED		P/V: Set to 1 if parity of result
C DA H UNAFFECTED			C DA H UNAFFECTED		is event neset officialise.

IR



OTDR dst, src, Rc

s,ns	0	0	1	1	1	0	1	1	Rs	1	0	1	0
	0	0	0	0		Ro	:		Rd	0	0	0	0

*n is the number of iterations

11 + 10n* Operation

repeat until termination

Description

A Data word in memory, addressed by the contents of the general purpose register designated by the Rs field of the instruction, is loaded into the destination port. The destination is addressed by the contents of the general purpose register designated by the Rd field of the instruction. The source contents are unaltered. The contents of the general purpose register designated by Rs are then decremented by 2. The contents of the general purpose register designated by Rc are decre-mented by 1. The instruction is terminated when the result of this decrementation reaches zero. This instruction is interruptible.

PV AFFECTED
C Z S DA H UNAFFECTED

Flags:



IR s,NS 00111010 Rs 1010

*n is the number of iterations

11 + 10n* Operation

Description

A Data byte in memory, addressed by the contents of the general purpose register designated by the Rs field of the instruction, is loaded into the destination port. The destination is addressed by the contents of the general purpose register designated by the Rd field of the instruction. The source contents are unaltered. The contents of the general purpose register designated by Rs are then decremented by 1. The contents of the general purpose register designated by the Rc field is decremented by 1. The instruction is terminated when the result of this decrementation reaches zero. This instruction is interruptible.

C Z S DA H UNAFFECTED

Flags:



IR S,NS 0 0 1 1 1 0 1 1 Rs 0 0 1 0 0 0 0 0 Rc Rd 0 0 0 0

*n is the number of iterations

11 + 10n* Operation

dst<0:15> + src<0:15>

Rs<0:15> + Rs<0:15>+ 2

Rc<0:15> + Rc<0:15>- 1

Description

A data word in memory, addressed by the contents of the general purpose register designated by the Rs field of the instruction, is loaded into the destination port. The destination is addressed by the contents of the general purpose register designated by the Rd field of the instruction. The source contents are unaltered. The contents of the general purpose register designated by Rs are then incremented by 2. The contents of the general purpose register designated by Rc are decremented by 1. This instruction terminates when the result of this decrementation reaches zero. This instruction is interruptible.

PV AFFECTED
C Z S DA H UNAFFECTED

Flags:

*n is the number of iterations.

11 + 10n* Operation


Description

A data byte in the memory, addressed by the contents of the general purpose register designated by the Rs field of the instruction, is loaded into the destination port. The destination is addressed by the contents of the general purpose register designated by the Rd field of the instruction. The source contents are unaltered. The contents of the general purpose register designated by Rs are then incremented by 1. The contents of the general purpose register designated by Rc are decre-mented by 1. This instruction terminates when the result of this decrementation reaches zero. This instruction is interruptible.

PV AFFECTED
C Z S DA H UNAFFECTED

Flags:

PORT ADDRESS



10 Operation


dst<0:15> + Rs<0:15>

12 <u>Description</u>

The contents of the general purpose word source register designated by the Rs field of the instruction are loaded into an output port. The port address is determined by the applicable addressing mode. The source contents are unaltered.

l							AFFECTED
	С	Z	S	P۷	DA	Н	UNAFFECTED







IR s,NS 0 0 1 1 1 0 1 1 Rs 1 0 1 0 0 0 0 0 0 Rc Rd 1 0 0 0

21 Operation

dst<0:15> ← src<0:15> Rs<0:15> ← Rs<0:15>- 2 Rd<0:15> ← Rd<0:15>- 2 Rc<0:15> ← Rc<0:15>- 1

Description

Data word in memory, addressed by the contents of the general purpose register designated by the Rs field of the instruction, is loaded into the destination port. The destination is addressed by the contents of the general purpose register designated by the Rd field of the instruction. The source contents are unaltered. The contents of the general purpose register designated by Rs are then decremented by 2. The contents of the general purpose register designated by Rc are decremented by 1.

			P۷			AFFECTED
С	Z	S		DA	Н	UNAFFECTED

Flags:

P/V: Set to 1 if result of decrementing Rc is zero.
Reset otherwise.



IR s,ns

	0U	TD	В	ds	t,	s	rc,	Rc				
0	0	1	1	1	0	1	0	Rs	ı	0	1	0
0	0	0	0		F	≀c		Rd	1	0	0	0

21 Operation

dst<0:7> ← src<0:7> Rs<0:15> ← Rs<0:15>- 1 Rc<0:15> ← Rc<0:15>- 1

Description_

Data byte in memory, addressed by the contents of the general purpose register designated by the Rs field of the instruction, is loaded into the destination port. The destination is addressed by the contents of the general purpose register designated by the Rd field of the instruction. The source contents are unaltered. The contents of the general purpose register designated by Rs are then decremented by 1. The contents of the general purpose register designated by Rc are decremented by 1.

			P۷			AFFECTED
С	Z	S		DΑ	Н	UNAFFECTED

Flags:

P/V: Set to 1 if result of decrementing Rc is zero. Reset otherwise.



IR

OUT1 d	lst, src, Ro	3				
001	1 1.0 1 1	Rs	0	0	1	0
0 0 0	0 Rc	Rd	1	0	0	0

21 Operation

dst<0:15> + src<0:15>
Rs <0:15> + Rs<0:15>+ 2
Rc <0:15> + Rc<0:15>- 1

Description

A Data word in memory, addressed by the contents of the general purpose register designated by the Rs field of the instruction, is loaded into the destination port. The destination is addressed by the contents of the general purpose register designated by the Rd field of the instruction. The contents of the general purpose register designated by Rs are then incremented by 2. The contents of the general purpose register designated by Rc are decremented by 1.

			ΡV			AFFECTED
С	Z	S		DA	Н	UNAFFECTED

Flags:

P/V: Set to 1 if result of decrementing Rc is zero. Reset otherwise.



OUTIB dst, src, Rc

0 0 1 1 1 0 1 0 Rs 0 0 1 0

0 0 0 0 Rc Rd 1 0 0 0

21 Operation

dst<0:7> + src<0:7> Rs<0:15> + Rs<0:15>+ 1 Rc<0:15> + Rc<0:15>- 1

Description

Data byte in memory, addressed by the contents of the general purpose register designated by the Rs field of the instruction, is loaded into the destination port. The destination is addressed by the contents of the general purpose register designated by the Rd field of the instruction. The source contents are unaltered. The contents of the general purpose register designated by Rs are then incremented by 1. The contents of the general purpose register designated by Rc are decremented by 1.

			P۷			AFFECTED
С	Z	S		DA	Н	UNAFFECTED

Flags:

P/V: Set to 1 if result of decrementing Rc is zero. Reset otherwise.

		POP dst, src		
R	S,NS	10010111 Rs≠0 Rd	8	Operation
IR	s,ns	POP dst, src 0 0 0 1 0 1 1 1 Rs≠0 Rd	12	
DA	NS	POP dst, src	15	Description The word from the memory
DA	\$\$0	ADDRESS POP dst, src 0 1 0 1 0 1 1 1 1 Rs≠0 0 0 0 0 0 0 SEGMENT OFFSET	16	location addressed by the general purpose register designated by Rs, is loaded into the destination. The contents of the register designated by Rs are then automatically incremented by 2. Thus, if the general purpose register designated by Rs is regarded as
DA	SLO	POP dst, src 0 1 0 1 0 1 1 1 Rs≠0 0 0 0 0 1 SEGMENT OFFSET	18	a stack pointer, then the operation described above can be regarded as a POP. Any general purpose register except RØ may be utilized as a stack pointer. The destination is determined by the applicable addressing mode.
X	NS	POP dst, src 0 1 0 1 0 1 1 1	16	
X	SS0	POP dst, src 0 1 0 1 0 1 1 1 Rs≠0 Rd≠0 0 SEGMENT OFFSET	16	
X	SLO	POP dst, src 0 1 0 1 0 1 1 1 Rs≠0 Rd≠0 1 SEGMENT OFFSET	19	
		C Z S PV DA H UNAFFECTED		Flags are not affected.

R	S,NS	POPL dst, src	12	<u>Operation</u>
		POPL dst, src		
IR	S,NS	0 0 0 1 0 1 0 1 Rs≠0 Rd	19	
DA	NS	POPL dst, src 0 1 0 1 0 1 0 1 Rs≠0 0 0 0 0	22	Description The long word from the memory
		ADDRESS		location addressed by the general purpose register designated by Rs, is lo <u>a</u> ded
DA	SSO	POPL dst, src 0 1 0 1 0 1 0 1 Rs≠0 0 0 0 0	23	into the destination. The contents of the register designated by Rs are then automatically incremented by 4. Thus, if the general purpose
		1 SEGMENT OFFSET		register designated by Rs is regarded as a stack pointer, then the operation described
DA	SLO	POPL dst, src 0 1 0 1 0 1 0 1 Rs≠0 0 0 0 0	25	above can be regarded as a POP. Any general purpose register except RØ may be utilized as a stack-pointer. The desti-
		1 SEGMENT OFFSET		nation operand is determined by the applicable addressing mode.
X	NS	POPL dst, src		
^	NS	0 1 0 1 0 1 0 1 Rs≠0 Rd≠0 ADDRESS	23	
V		POPL dst, src		
Х	\$\$0	0 1 0 1 0 1 0 1 Rs≠0 Rd≠0 0 SEGMENT OFFSET	23	
Х	SL0	POPL dst, src	26	
		1 SEGMENT	20	
		OFFSET		
		AFFECTED C Z S PV DA H UNASSECTED		Flags are not affected.
		C Z S PV DA N UNAFFECTED		

	PUSH IR, src		
R	S,NS 1 0 0 1 0 0 1 1 Rd≠0 Rs	9	Operation_
	PUSH IR, src		
MI	s,NS 0 0 0 0 1 1 0 1 Rd≠0 1 0 0 1	12	
	OPERAND		Description
	PUSH IR, src		The contents of the register
IR	S,NS 0 0 0 1 0 0 1 1 Rd≠0 Rs	13	designated by the Rd field of the instruction are decre- mented by 2. The source word
	PUSH IR, src		operand is then loaded into the the memory location addressed
DA	NS 0 1 0 1 0 0 1 1 Rd≠0 0 0 0 0	13	by the general purpose register designated in the Rd field of
	ADDRESS		the instruction. Thus, if the general purpose register
			designated by Rd is regarded as a stack pointer, then the operation described above can
DA	PUSH IR. src SSO 0 1 0 1 0 0 1 1 Rd≠0 0 0 0 0	14	be regarded as a PUSH. Any general purpose register
	O SEGMENT OFFSET		except RO can be utilized as a stack pointer. The source
	Sugar de		operand is determined by the applicable addressing mode.
DA	PUSH IR, src SLO 0 1 0 1 0 0 1 1 Rd≠0 0 0 0 0	16	
	1 SEGMENT		
	OFFSET		
	PUSH IR, src		
Χ	NS	14	
	ADDRESS		
	PUSH IR, src		
Χ	SSO 0 1 0 1 0 0 1 1 Rd≠0 Rs≠0	14	
	O SEGMENT OFFSET		
	PUSH IR, src		
Х	SLO	17	
	1 SEGMENT		
	OFFSET		
			Flags are not affected.
	C Z S PV DA H UNAFFECTED		-
	UNAFFECTED		

		PUSHL IR, src		
R	S,NS	1 0 0 1 0 0 0 1 Rd≠0 Rs	12	<u>Operation</u>
		PUSHL IR, src		
IM	S,NS	0 0 0 0 1 1 0 1 Rd≠0 1 0 0 1	19	
		31 OPERAND 16 15 OPERAND 0		Description The contents of the register
				designated by the Rd field of the instruction are decremented by 4. The source long word
IR	S,NS	PUSHL IR, src 0 0 0 1 0 0 0 1 Rd≠0 Rs	20	operand is then loaded into the memory location addressed
	ŕ			by the general purpose register designated in the Rd field of the instruction. Thus, if the
DA	NS	PUSHL IR, src 0 1 0 1 0 0 0 1 Rd≠0 0 0 0 0	20	general purpose register designated by Rd is regarded as a stack pointer, then the
		ADDRESS		operation described above can be regarded as a PUSH. Any
		PUSHL IR, src		general purpose register except RO can be utilized as a stack pointer. The source
DA	SSO	0 1 0 1 0 0 0 1 Rd≠0 0 0 0 0	21	operand is determined by the applicable addressing mode.
		O SEGMENT OFFSET		
DA	SL0	PUSHL IR, src 0 1 0 1 0 0 0 1 Rd≠0 0 0 0 0	23	
		1 SEGMENT	2)	
		OFFSET		
		PUSHL IR, src		
X	NS	0 1 0 1 0 0 0 1 Rd≠0 Rs≠0 ADDRESS	21	
X	SSO	PUSHL IR, src 0 1 0 1 0 0 0 1 Rd≠0 Rs≠0	21	
		O SEGMENT OFFSET		
		PUSHL IR, src		
Х	SLO	0 1 0 1 0 0 0 1 Rd≠0 Rs=Ø	24	
		1 SEGMENT OFFSET		
		AFFECTED		Flags are not affected.
		C Z S PV DA H UNAFFECTED		

R	RES dst. b S,NS 1 0 1 0 0 0 1 1 Rd b	4	Operation Operation
IR	RES dst, b S,NS 0 0 1 0 0 0 1 1 Rd b	11	
11			Description The selected bit of the word
DA	RES dst, b	13	destination is reset to Ø. The remaining 15 bits are
DΑ	ADDRESS		unaltered. The destination is determined by the applicable addressing mode, while the
	RES dst, b		bit to be reset is determined by the binary
DA	SSO 0 1 1 0 0 0 1 1 0 0 0 0 b	14	value of the b field of the instruction.
	O SEGMENT OFFSET		
	RES dst, b		
DA	SLO 0 1 1 0 0 0 1 1 0 0 0 0 b	16	
	1 SEGMENT		
	OFFSET		
	RES dst, b	_	
Χ	NS 0 1 1 0 0 0 1 1 Rd≠0 b	14	
	ADDRESS		
v	RES dst, b	-	
Х	SSO 0 1 1 0 0 0 1 1 Rd≠0 Ь 0 SEGMENT OFFSET	14	
Χ	RES dst, b SLO 0 1 1 0 0 0 1 1 Rd≠0 b	17	
	1 SEGMENT		
	OFFSET		
		_	
	C Z S PV DA H UNAFFECTED	-	Flags are not affected.
	C Z S PV DA H UNAFFECTED		
			,

10 Operation

Description

The selected bit of the word destination is reset to Ø. The destination word operand is the general purpose register designated by the Rd field of the instruction. The bit of the destination register to be reset is determined by binary decode of the least significant 4 bits of a general purpose word register. This register is designated by the Rs field of the instruction. The remaining 15 bits of the destination are unaltered.

C Z S PV DA H UNAFFECTED

	ı	RESB dst, b		
R	•	10100010 Rd b	4	<u>Operation</u>
	_	RESB dst, b		
IR	s,ns	00100010 Rd b	11	Description_
	1	RESB dst, b		The selected bit of the byte
DA	NS	0 1 1 0 0 0 1 0 0 0 0 0 0 b ADDRESS	13	destination is reset to Ø. The remaining 7 bits are unaltered. The destination
		RESB dst, b		is determined by the applicable addressing mode, while the bit to be reset is
DA	sso	0 1 1 0 0 0 1 0 0 0 0 0 b	14	determined by the binary value of the b field of the instruction.
		O SEGMENT OFFSET		
		RESB dst, b		
DA	SLO	0 1 1 0 0 0 1 0 0 0 0 0 b	16	
		OFFSET		
	•	RESB dst b		
x	NS	0 1 1 0 0 0 1 0 Rd≠0 b	14	
		ADDRESS		
		RESB dst, b 0 1 1 0 0 0 1 0 Rd≠0 b	14	
X	SS0	O SEGMENT OFFSET	• •	
		RESB dst, b		
х	SL0	0 1 1 0 0 0 1 0 Rd≠0 b	17	
		1 SEGMENT		
		OFFSET		
		AFFECTED C Z S PV DA H UNAFFECTED		Flags are not affected.
		UNAFFECIED		
L				

RESB dst, Rs

ROUGH S,NS 10100010 0000 Rs

10 Operation

Description

The selected bit of the byte destination is reset to Ø. The destination byte operand is the general purpose register designated by the Rd field of the instruction. The bit of the destination register to be reset is determined by binary decode of the least significant 3 bits of a general purpose word register. This register is designated by the Rs field of the instruction. The remaining 7 bits of the destination are unaltered.

C Z S PV DA H UNAFFECTED



RESFLG
S,NS 1 0 0 0 1 1 0 1 C Z S PV 0 0 1 1

7 Operation

Description

The CPU flags C,Z,S, and P/V are reset or unaltered, according to the bit settings in the instruction field as described in the table below.

Instruction bit	if = Ø	if 1
7	no effect	reset C flag
6	no effect	reset Z flag
5	no effect	reset S flag
4	no effect	reset P/V flag

C Z S PV AFFECTED

DA H UNAFFECTED

Flags: See above from subroutine



 Non segmented
 Operation

 if CC condition met
 if CC condition met

 PC + (R15 <0:15>)
 PC segment + (RR14<0:22>)

 R15<0:15> ← R15<0:15> + 2
 R15<0:15> + R15<0:15> + 2

 PC OFFSET + (RR14<0:22>)
 R15<0:15> + R15<0:15> + 2

 otherwise
 otherwise

 PC ← PC + 2
 PC OFFSET ← PC OFFSET + 2

Description

This instruction conditionally returns the CPU to the calling program. During a subroutine call the return address was automatically stacked. This return address is popped from the stack into the PC to effect the return. If the flags do not satisfy the conditions specified by the CC field, the PC is not loaded with the return address but merely updated to the following instruction . The stack pointer remains unaltered from its original value if there is no return.


C Z S PV DA H UNAFFECTED

RL

RL Rd, n

R S,NS 10110011 Rd 10b0 6 (one place)
7 (two places)

Operation



Description

The contents of the general purpose word register designated by the Rd field of the instructions are rotated left. The number of places to be rotated is specified by bit l of the instruction; zero corresponds to one place and one corresponds to two places.

Flags:


- C: loaded from last bit rotated out of destination register.Z: Set to 1 if result is zero.
- Z: Set to 1 if result is zero. Reset otherwise.
- S: Set to 1 if result is negative. Reset otherwise.
- P/V: Set to 1 if sign of destination register changed during rotation. Reset otherwise.

С	Z	S	P/V			AFFECTED
				DA	Н	UNAFFECTED

RLB Rd, n
R S,NS 10110010 Rd 1050

6 (one place)
7 (two places)

Operation



Description

The contents of the general purpose byte register designated by the Rd field of the instruction are rotated left. The number of places to be rotated is specified by bit l of the instruction; zero corresponds to one place and one corresponds to two places.

Flags:

- C: Loaded from last bit rotated out of destination register.
- Z: Set to 1 if result is zero. Reset otherwise.
- S: Set to 1 if result is negative.
 Reset otherwise.
- P/V: Set to 1 if sign of register changed during rotation. Reset otherwise.

	С	Z	s	P/V			AFFECTED
1					DA	Н	UNAFFECTED


ROTATE word left through carry

RLC

RLC Rd, n

R s,Ns 10110011 Rd 0050 6 (one place)
7 (two places)

Operation



Description


The contents of the destination word register, designated by the Rd field of the instruction, are rotated one or two places left. The most significant bit shifted out of the destination word is loaded into the carry flag, while the previous contents of the carry flag are shifted into the least significant bit of the destination word. The number of places to be rotated is specified by bit 1 of the instruction; zero corresponds to one place and one corresponds to two places.

- C: Loaded from most significant bit rotated out of destination register.
- Z: Set to 1 if result is zero. Reset otherwise.
- S: Set to 1 if result is negative.
 Reset otherwise.
- P/V: Set to 1 if sign of destination contents changed during rotation. Reset otherwise.

RLCB dst, n

R s,Ns 10110010 Rd 00n0 6 (one place)
7 (two places)

Operation



Description

The contents of the destination byte register, designated by the $\ensuremath{\text{R}\bar{\text{d}}}$ field of the instruction are rotated one or two places left. The most significant bit out of the destination byte is loaded into the carry flag, while the previous contents of the carry flag are rotated into the least significant bit of the destination byte. The number of places to be rotated is specified by bit 1 of the instruction; zero corresponds to one place and one corresponds to two places.


- C: Loaded from most significant bit rotated out of destination.
- Z: Set to 1 if result is zero. Reset otherwise.
- S: Set to 1 if result is negative. Reset otherwise.
- P/V: Set to l if sign of destination changed during rotation. Reset otherwise.



RLDB Rs, Rd

R S,NS 1 0 1 1 1 1 1 0 Rs Rd

9 Operation



Description


The contents of the source and destination byte registers are exchanged as shown in the operation. Both the source and destination are general purpose byte registers designated by the Rs and Rd fields of the instruction respectively. The most significant 4 bits of the destination remain unchanged.

- Z: Set to 1 if destination result is zero. Reset otherwise.
- S: Set to 1 if most significant bit of destination result is 1. Reset otherwise.

	Z	S				AFFECTED
C			PV	DA	н	UNAFFECTED

RR Rd, n 6 (one place) 7 (two places) R 10110011 11ь0 S,NS Rd

Operation



Description

The contents of the general purpose word register designated by the Rd field of the instructions are rotated right. The number of places to be rotated is specified by bit 1 of the instruction; zero corresponds to one place and one corresponds to two places.

- C: loaded from last bit rotated out of destination register.
 Z: Set to 1 if result is zero.
- Reset otherwise.
- S: Set to 1 if result is negative. Reset otherwise.
- P/V: Set to 1 if sign of destination register changed during rotation. Reset otherwise.


С	Z	S	P/V			AFFECTED
				DA	Н	UNAFFECTED

RRB Rd, n

R s,Ns 10110010 Rd 1150

6 (one place) 7 (two places)


<u>Operation</u>



Description


The contents of the general purpose byte register designated by the Rd field of the instructions are rotated right. The number of places to be rotated is specified by bit 1 of the instructions; zero corresponds to one place and one corresponds to two places.

- C: Loaded from least significant bit rotated out of
- destination register.
 Z: Set to l if result is 0.
 Reset otherwise.
- S: Set to 1 if result is negative. Reset otherwise.
- P/V: Set to 1 if sign of destination register changed during rotation. Reset otherwise.



RRC Rd, n


R S,NS 1 0 1 1 0 0 1 1 Rd 0 1 b 0 6 (one place)
7 (two places)




Description

The contents of the destination word register, designated by the Rd field of the instruction are rotated one or two places right. The least significant bit rotated out of the destination word is loaded into the carry flag, while the previous contents of the carry flag are shifted into the most significant bit of the destination word. The number of places to be rotated is specified by by bit 1 of the instruction; zero corresponds to one place and one corresponds to two places.

- C: Loaded from least significant bit rotated out of destination.
- Z: Set to 1 if result is zero. Reset otherwise.
- S: Set to 1 if result is negative. Reset otherwise.
- P/V: Set to 1 if sign of register changed during rotation. Reset otherwise.



Operation



Description

The contents of the destination byte register, designated by the Rd field of the instruction are rotated one or two places right.

The least significant bit shifted out of the destination byte is loaded into the carry flag, while the previous contents of the carry flag are shifted into the most significant bit of the destination byte.

The number of rotated places to be rotated is specified by bit l of the instruction; zero corresponds to one place and one corresponds to two places.


- C: Loaded from least significant bit shifted out of destination register.
- Z: Set to 1 if result is zero. Reset otherwise.
- S: Set to 1 if result is negative. Reset otherwise.
- P/V: Set to 1 if sign of destination contents changes during rotation. Reset otherwise.

С	Z	S	P/V			AFFECTED
				DA	Ξ	UNAFFECTED

RRDB Rs, Rd

R S,NS 1 0 1 1 1 1 0 0 Rs Rd

9 Operation



Description

The contents of the source and destination byte register are exchanged as shown in the operation. Both the source and destination are general purpose byte registers designated by the Rs and Rd fields of the instruction respectively. The most significant four bits of the destination remain unchanged.

- Z: Set to 1 if destination result is zero. Reset otherwise.
- S: Set to 1 if most significant bit of destination result is 1. Reset otherwise.

5 Operation

dst<0:15> +dst<0:15> -src<0:15>-C

Description

The source operand word is subtracted from the destination operand word, along with carry, to obtain the result. The subtraction is achieved by adding the two's complement of the source operand to the destination operand.

Both the source and destination are general purpose word registers designated by the Rs and Rd fields of the instruction respectively. The 16 bit result is loaded into the destination register, whose original contents are lost. The contents of the source are not affected.

- C: Reset to Ø on carry from most significant bit of result. Set otherwise.
- Z: Set to l if result is zero. Reset otherwise.
- S: Set to 1 if result is negative. Reset otherwise.
- P/V: Set to l if there is arithmetic overflow. Reset otherwise.



SBCB Rs, Rd

R S,NS 1 0 1 1 0 1 1 0 Rs Rd

Operation

5

dst<0:7> +dst<0:7>- src<0:7>- C


Description

The source operand byte is subtracted from the destination operand byte along with carry, to obtain the result. The subtraction is achieved by adding the two's complement of the source operand to the destination operand.

Both the source and destination are general purpose byte registers designated by the Rs and Rd fields of the instruction respectively. The 8-bit result is loaded into the destination register, whose original contents are lost. The contents of the source are not altered.

- C: Reset to Ø on carry from most significant bit of result. Set otherwise.
- Z: Set to 1 if result is zero.
- Reset otherwise. S: Set to 1 if result is negative. Reset otherwise.
- P/V: Set to 1 if there is arithmetic overflow. Reset otherwise.
- DA: Set to 1 always
- H: Reset to Ø if there is a carry from the most significant bit of the lower 4 bits of the result. Set otherwise.

С	Z	S	P/ν	DA	н	AFFECTED
						UNAFFECTED



Non Segmented	Segmented
R15<0:15> + R15<0:15>- 2	R15<0:15> + R15<0:15>- 2
(R15<0:15>) + PC<0:15>+ 2	(RR14<0:22>) ← PC OFFSET + 2
-	R15<0:15> + R15<0:15>- 2
-	(RR14<0:22>) ← PC SEGMENT
R15<0:15> + R15<0:15>- 2	R15<0:15> + R15<0:15>- 2
(R15<0:15>)+ FCW	(RR14<0:22>) + FCW
R15<0:15> + R15<0:15>- 2	R15<0:15> + R15<0:15>- 2
$(R15<0:15>) \leftarrow Identifier$	$(RR14<0:22>) \leftarrow Identifier$
FCW + (NPSAP<0:15>+ 4)	FCW + (NPSAP<0:22>+ 10)
PC + (NPSAP<0:15>+ 6)	PC SEGMENT + (NPSAP<0:22> + 12)
	PC OFFSET + (NPSAP<0:22> + 14)

Description

This instruction produces a system call trap. The system call causes the program status to be pushed into the system stack and then loads the new processor status using NPSAP.


The status stored on the stack comprises the program counter return address, and the flag control word (FCW) as well as the system call instruction itself, as the Identifier.

The new program counter and FCW are obtained from the NPSAP and are loaded into the relevant CPU registers to cause the transfer of control. The 8 bit N field of the instruction is user definable, and thus allows up to 256 identifiers.

Flags:

As specified by the new FCW.

С	Z	S	PV	DA	Н	AFFECTED
						UNAFFECTED



dst<0:15> + dst<0:15> shifted

*n is the number of places shifted.

Description


The contents of a general purpose word register designated by the Rd field of the instruction are shifted. The magnitude and direction of the shift are determined from the contents of the general purpose word register designated by the Rs field of the instruction. The register contains a signed 2's complement integer, which is used to determine the shift value. A positive number indicates a left shift, and a negative number indicates a right shift. The magnitude of the shift must be in the range -16 to +16.

This operation is identical to the operation SDL apart from the treatment of the most significant bit of the word, bit 15. This bit is unaltered during right shifts, and shifts into the adjacent bit, bit 14. For left shifts, the bit is treated in an identical manner to other bits of the register. Thus a signed operand has the sign preserved during right shifts.

	С	Z	S	P۷			AFFECTED
j					DΑ	Н	UNAFFECTED

- C: Loaded from bit 15 shifted out of destination register (left shift) or from bit \emptyset shifted out of the destination register (right shift).
- Z: Set to 1 if the result is zero. Reset otherwise.
- S: Set to 1 if most significant bit of resultant destination register is 1. Reset otherwise.
- P/V: Set to 1 if sign of destination register is changed during shift. Reset otherwise.





dst<0:7> ← dst<0:7> shifted

*n is the number of places shifted.

Description


The contents of a general purpose byte register designated by the Rd field of the instruction are shifted. The magnitude and direction of the shift are determined from the contents of the general purpose word register designated by the Rs field of the instruction. The register contains a signed 2's complement integer, which is used to determine the shift value. A positive number indicates a left shift and a negative number indicates a right shift. The magnitude of the shift must be in the range -8 to +8.

This operation is identical to the operation SDLB apart from the treatment of the most significant bit of the byte, bit 7. This bit is unaltered during right shifts, and shifts into the adjacent bit, bit 6. For left shifts, the bit is treated in an identical manner to other bits of the register. Thus a signed operand has the sign preserved during right shifts.

С	z	s	PV			AFFECTED
				DA	н	UNAFFECTED

Flags .

- C: Loaded from bit 7 shifted out of destination register (left shift) or from bit \emptyset shifted out of the destination register (right shift).
- Z: Set to 1 if the result is zero. Reset otherwise.
- S: Set to 1 if most significant bit of resultant destination register is 1. Reset otherwise.
- P/V: Set to 1 if sign of destination register is changed during shift. Reset otherwise.



Operation 0

dst<0:31>←dst<0:31> shifted

*n is the number of places shifted.

Description

The contents of a general purpose long word register designated by the Rd field of the instruction are shifted. The magnitude and direction of the shift are determined from the contents of the general purpose register designated by the Rs field of the instruction. The register contains a signed 2's complement integer, which is used to determine the shift value. A positive number indicates a left shift, and a negative number indicates a right shift. The magnitude of the shift must be in the range -32 to +32.

This operation is identical to the operation SDLL apart from the treatment of the most significant bit of the long word, bit 31. This bit is unaltered into the adjacent bit, bit 30. For left shifts, the bit is treated to other bits of the register. Thus a signed operand has the sign preserved during right shifts.


С	Z	S	P۷			AFFECTED
				DA	Н	UNAFFECTED

Flags:

- C: Loaded from bit 31 shifted out of destination register (left shift) or from bit \emptyset shifted out of the destination register (right shift).
- Z: Set to 1 if the result is zero. Reset otherwise.
- S: Set to 1 if most significant bit of resultant destination register is 1. Reset otherwise.
- $\mbox{P/V: Set to 1}$ if sign of destination register is changed during shift. Reset otherwise.

SDL dst, Rs

R



15 + 3n* Operation


 $dst<0:15> \leftarrow dst<0:15> shifted$

*n is the number of places shifted

Description

The contents of a general purpose word register designated by the Rd field of the instruction are shifted. The magnitude and direction of the shift are determined from the contents of the general purpose word register designated by the Rs field of the instruction. The register contains a signed 2's complement integer, which is used to determine the shift value. A positive number indicates a left shift, and a negative number indicates a right shift. The magnitude of the shift must be in the range -16 to +16.

- C: Loaded from the last bit shifted out of the destination register.
- Z: Set to 1 if the result is zero. Reset otherwise.
- S: Set to 1 if result is negative.
 Reset otherwise.
- P/V: Undefined.



SDLB dst, Rs

1	0	1	1	0	0	1	0	Rd	þ	0	1	1
					F	₹s						

15 + 3n* Operation

dst < 0:7 > + dst < 0:7 > (shifted)

*n is the number of places shifted

Description

The contents of a general purpose byte register designated by the Rd field of the instruction are shifted. The magnitude and direction of the shift are determined from the contents of the general purpose byte register designated by the Rs field of the instruction. The register contains a signed 2's complement integer, which is used to determine the shift value. A positive number indicates a left shift, and a negative number indicates a right shift. The magnitude of the shift must be in the range -8 to +8.

AFFECTED UNAFFECTED

Flags:

- C: Loaded from the last bit shifted out of the destination register
- Z: Set to 1 if the result is Ø. Reset otherwise.
- S: Set to 1 if the result is negative. Reset otherwise.

SDLL dst, Rs

1 0 1 1 0 0 1 1 Rd 0 1 1 1 15 + 3n*

15 + 3n* Operation

dst<0:31> + dst<0:31>(shifted)

*n is the number of places shifted.

Description

The contents of a general purpose register pair designated by the Rd field of the instruction are shifted. The magnitude and direction of the shift are determined from the contents of the general purpose word register designated by the Rs field of the instruction. The register contains a signed 2's complement integer, which is used to determine the shift value. A positive number indicates a left shift, and a negative number indicates a right shift. The magnitude of the shift must be in the range -32 to +32.

Flags:

- C: Loaded from the last bit shifted out of the destination register.
- Z: Set to 1 if the result is zero.
 - Reset otherwise.
- S: Set to l if result is negative. Reset otherwise.

r					
	R	S,NS	SET dst, b	4	<u>Operation</u>
	IR	s,'ns	SET dst, b	11	
	110		SET dst, b	, ,	<u>Description</u>
	`DA	NS	0 1 1 0 0 1 0 1 0 0 0 0 Ь	13	The selected bit of the word destination is set to 1. The remaining
			ADDRESS		15 bits are unaltered. The destination is determined by the applicable
	DA	SSO	SET dst, b 0 1 1 0 0 1 0 1 0 0 0 0 b	14	addressing mode, while the bit to be set is determined by the binary
			O SEGMENT OFFSET		value of the b field of the instruction.
	DA	SLO	SET dst, b	16	
		320	1 SEGMENT	16	
			OFFSET		
	Х	NS	SET dst, b 0 1 1 0 0 1 0 1 Rd≠0 b	14	
			ADDRESS		
	Х	SSO	SET dst, b	14	
		330	O SEGMENT OFFSET	14	
	V		SET dst, b		
	Х	SL0	0 1 1 0 0 1 0 1 Rd≠0 b 1 SEGMENT	17	
			OFFSET		
					Flags are not affected.
			C Z S PV DA H UNAFFECTED		
ł					

R S,NS 00100101 0000 Rs


10 Operation

Description

The selected bit of the word destination is set to 1. The destination word operand is the general purpose register designated by the Rd field of the instruction. The bit of the destination register to be set is determined by a binary decode of the least significant 4 bits of a general purpose word register. This register is designated by the Rs field of the instruction. The remaining 15 bits of the destination are unaltered.

C Z S PV DA H UNAFFECTED

Flags are not affected.



R S,NS 00100100 0000 Rs

10 Operation

Description

The selected bit of the byte destination is set to 1. The destination byte operand is the general purpose register designated by the Rd field of the instruction. The bit of the destination register to be set is determined by binary decode of the least signficant 3 bits of a general purpose word register. This register is designated by the Rs field of the instruction. The remaining 7 bits of the destination are unaltered.

C Z S PV DA H UNAFFECTED

Flags are not affected.



SETFLG (s,ns) 1 0 0 0 1 1 0 1 c z s pv 0 0 0 1

7 Operation

Description

The CPU flags C,Z,S and P/V are set or unaltered, according to the bit settings in the instruction field as described in the table below.

Instruction bit	If Ø	If 1
7	no effect	set C flag
6	no effect	set Z flag
5	no effect	set S flag
4	no effect	set P/V flag
	1.	

C Z S PV AFFECTED

DA H UNAFFECTED

Flags:

See above.



DA



12 Operation

Rd<0:7> + src<0:7>

Description

A general purpose byte destination register designated by the Rd field of the instruction is loaded from an input port.

The port address is determined directly from the instruction. The original contents of the destination are lost.

The instruction is similar in operation to the corresponding standard I/O instruction. The significant difference is that the data byte is transferred on the most significant eight bus lines. For standard I/O instructions, transfers take place on the least significant eight lines.



Flags are not affected.



		SINDB dst, src, F	lc
IR	s,ns	00111010	Rs 1001
		0 0 0 0 Bc	Rd 1000

dst<0:7> + src<0:7> Rd<0:15> + Rd<0:15> - 1 Rc<0:15> + Rc<0:15> - 1

Description

Data byte from the port addressed by the contents of the general purpose register designated by the Rs fleld of the instruction is loaded into a memory destination. The destination is addressed by the contents of the general purpose register designated by the Rd field of the instruction. The original contents of the destination are lost. The contents of the general purpose registers designated by Rd and Rc are then decremented by 1.

This instruction is similar in operation to the corresponding standard I/O instruction. The significant difference is that the data byte is transferred on the most significant eight bus lines. For standard I/O instructions transfers take place on the least significant eight lines.

				P۷			AFFECTED
-	С	Z	S		DA	Н	UNAFFECTED

Flags:

P/V: Set to 1 if result of decrementing Rc register is zero. Reset otherwise.



SINDRB dst,src.Rc

S,NS

IR

0	0	1	1	1	0	1	0	Rs	ı	0	0	1
0	0	0	0		Rc			Rd	0	0	0	0

* n is the number of iterations.

11 + 10n* Operation

dst<0:7> + src<0:7>

Rd<0:15> + Rd<0:15> - 1

Rc<0:15> + Rc<0:15> - 1

repeat until termination

Description

Data byte from the port addressed by the contents of the general purpose register designated by the Rs field of the instruction is loaded into the memory destination. The destination is addressed by the contents of the general purpose register designated by the Rd field of the instruction. The original contents of the destination are lost. The contents of the general purpose register designated by Rd are then decremented by 1. The contents of the general purpose register designated by Rc are decremented by 1. The instruction is terminated when the result of this decrementation reaches zero. This instruction is interruptible.

This instruction is similar in operation to the corresponding standard I/O instruction. The significant difference is that the data byte is transferred on the most significant eight bus lines. For standard I/O instructions transfers take place on the least significant eight lines.

C Z S DA H UNAFFECTED

Flags;

P/V: Set to 1.

SINIB

IR

SINIB dst, src, Rc

S,NS 0 0 1 1 1 0 1 0 Rs 0 0 0 1

0 0 0 0 Rc Rd 1 0 0 0

21 Operation

dst<0:7> + src<0:7> Rd<0:15> + Rd<0:15> + 1 Rc<0:15> + Rc<0:15> - 1

Description

Data byte from the port addressed by the contents of the general purpose register designated by the Rs field of the instruction is loaded into a memory destination. The destination is addressed by the contents of the general purpose register designated by the Rd field of the instruction. The original contents of the destination are lost. The contents of the general purpose registers designated by Rd are then incremented by 1. The contents of the general purpose register designated by Rc are decremented by 1.

This instruction is similar in operation to the corresponding standard I/O instruction. The significant difference is that the data byte is transferred on the most significant eight bus lines. For standard I/O instructions transfers take place on the least significant eight lines.

			P۷			AFFECTED
С	Z	S		DA	Н	UNAFFECTED

Flags:

P/V: Set to 1 if result of decrementing Rc register is zero. Reset otherwise. IR s,ns o

SINIRB dst, src, Rc,

0 0 1 1 1 0 1 0 Rs 0 0 0 1

0 0 0 0 Rc Rd 0 0 0 0

*n is the number of iterations.

Operation

11 + 10n*

dst<0:7> + src<0:7> Rd<0:15> + Rd<0:15> + 1 Rc<0:15> + Rc<0:15> - 1 repeat until termination

Description


Data byte from the port addressed by the contents of the general purpose register designated by the Rs field of the instruction is loaded into a memory destination. The destination is addressed by the contents of the general purpose register designated by the Rd field of the instruction. The original contents of the destination are lost. The contents of the general purpose register designated by Rd are then incremented by 1. The contents of the general purpose register designated by Rc are decremented by 1. This instruction is terminated when the result of this decrementation reaches zero. This instruction is interruptible.

This instruction is similar in operation to the corresponding standard I/O instruction. The significant difference is that the data byte is transferred on the most significant eight bus lines. For standard I/O instructions transfers take place on the least significant eight lines.

PV AFFECTED
C Z S DA H UNAFFECTED

Flags:

P/V: Set to 1.




Description

The contents of the word destination register are shifted left. The destination is a general purpose word register designated by the Rd field of the instruction. The number of places to be shifted is determined from the value of the n field of the instruction. The magnitude of the shift must be in the range 0 to 16. The n field is a 16 bit positive integer in 2's complement notation.




- C: Loaded from the most significant bit shifted out of the register.
- Z: Set to 1 if result is zero. Reset otherwise.
- S: Set if the most significant bit of the resultant destination is 1. Reset otherwise
- nation is 1. Reset otherwise. P/V: Set the 1 if sign of register changed during shift operation. Reset otherwise.




*n is the number of places shifted.

Description


The contents of the byte destination register are shifted left. The destination is a general purpose byte register designated by the Rd field of the instruction. The number of places to be shifted is determined from the value of the n field of the instruction. The magnitude of the shift must be in the range 0 to 8. The n field is a 16 bit positive integer in 2's complement notation.



- C: Loaded from the most significant bit shifted out of the register.
- Z: Set to 1 if result is zero. Reset otherwise.
- S: Set if the most significant bit of the resultant destination is 1. Reset otherwise.
- P/V: Set to 1 if sign of register changed during shift operation. Reset otherwise.




destination register are shifted left. The destination is a general purpose long word register designated by the Rd field of the instruction. The number of places to be shifted is determined from the value of the n field of the instruction. The magnitude of the shift must be in the range 0 to 32. The n field is a 16 bit positive integer in 2's complement notation.



Flags;


- C: Loaded from the most significant bit shifted out of the register.
- Z: Set to 1 if result is zero. Reset otherwise.
- S: Set if the most significant bit of the resultant destination is 1. Reset otherwise.
- P/V: Set to 1 if sign of register changedduring shift operation. Reset otherwise.



*n is the number of places shifted.

Description

The contents of the word destination register are shifted left. The destination is a general purpose word register designated by the Rd field of the instruction. The number of places to be shifted is determined from the value of the n field of the instruction. The magnitude of the shift must be in the range 0 to 16. The n field is a 16 bit positive integer in 2's complement notation.



Flags:

- C: Loaded from the last bit shifted out of the register.
- Z: Set to 1 if result is zero. Reset otherwise.
- S: Set if the most significant bit of the resultant destination is 1. Reset otherwise.

*n is the number of places shifted

Description

The contents of the byte destination register are shifted left. The destination is a general purpose byte register designated by the Rd field of the instruction. The number of places to be shifted is determined from the value of the n field of the instruction. The magnitude of the shift must be in the range 0 to 8. The n field is a 16 bit positive integer in 2's complement notation.

0 ← 0

C Z S AFFECTED

Flags:


- C: Loaded from the last bit shifted out of the
- register.
 Z: Set to 1 if result is zero.
 Reset otherwise.
- S: Set if the most significant bit of the resultant destination is 1. Reset otherwise.



*n is the number of places shifted

Description

The contents of the register pair are shifted left. The register pair is designated by the Rd field of the instruction. The magnitude of the shift is determined from the value of the n field of the instruction. The magnitude of the shift must be in the range 0 to 32. The n field is a 16 bit positive integer in 2's complement notation.



Flags:

- C: Loaded from the most significant bit shifted out of the register.
- Z: Set to 1 if result is zero.
- Reset otherwise.
 S: Set if the most significant bit of the resultant destination is 1. Reset otherwise.

SOTDRB dst, src, Rc

IR S,NS 0 0 1 1 1 0 1 0 Rs 1 0 1 1 0 1 0 Rc Rd 0 0 0 0

*n is the number of iterations.

11 + 10n* Operation

dst<0:7> + src<0:7> Rs<0:15> + Rs<0:15>-1 Rc<0:15> + Rc<0:15>-1

repeat until termination

Description

A Data byte in memory, addressed by the contents of the general purpose register designated by the Rs field of the instruction, is loaded into the destination port. The destination is addressed by the contents of the general purpose register designated by the Rd field of the instruction. The source contents are unaltered. The contents of the general purpose register designated by Rs are then decremented by 1. The contents of the general purpose register designated by the Rc field is decremented by 1. The instruction is terminated when the result of this decrementation reaches zero. This instruction is interruptible.

This instruction is similar in operation to the corresponding standard I/O instruction. The significant difference is that the data byte is transferred on the most significant eight bus lines. For standard I/O instructions transfers take place on the least significant eight lines.

PV AFFECTED
C Z S DA H UNAFFECTED

Flags:

P/V: Set to 1.

SOTIRB dst, src, Rc

S,NS

IR

0011	1010	Rs	0011
0 0 0 0	Rc	Rc	0 0 0 0

*n is the number of iterations.

11 + 10n* Operation

dst<0:7> + src<0:7>

Rs<0:15> + Rs<0:15>+ 1

Rc<0:15> + Rc<0:15>- 1

Description

A data byte in the memory, addressed by the contents of the general purpose register designated by the Rs field of the instruction, is loaded into the destination port. The destination is addressed by the contents of the general purpose register designated by the Rd field of the instruction. The source contents are unaltered. The contents of the general purpose register designated by Rs are then incremented by 1. The contents of the general purpose register designated by Rc are decremented by 1. This instruction terminates when the result of this decrementation reaches zero. This instruction is interruptible.


This instruction is similar in operation to the corresponding standard I/O instruction. The significant difference is that the data byte is transferred on the most significant eight bus lines. For standard I/O instructions transfers take place on the least significant eight lines.

Flags:

P/V: Set to 1.

			PV			AFFECTED
С	Z	S		DA	Н	UNAFFECTED





Description

The contents of the general purpose byte source register designated by the Rs field of the instruction are loaded into an output port. The port address is determined directly from the instruction. The source contents are unaltered. The instruction is similar in operation to the corresponding standard I/O instruction. The significant difference is that the data byte is transferred on the most significant eight bus lines, for standard 1/0 instructions transfers take place on the least significant eight lines.

						AFFECTED
С	Z	S	PV	DA	Н	UNAFFECTED

Flags are not affected.

CLOCK CYCLES

IR s,ns

SOUTDB dst,						S	rc,	Rc				
0	0	1	1	1	0	1	0	Rs	1	0	1	1
0	0	0	0		R	5		Rd	ī	0	0	0

21 Operation

dst<0:7> + src<0:7> Rs<0:15> + Rs<0:15>- 1 Rc<0:15> + Rc<0:15>- 1

Description

Data byte in memory, addressed by the contents of the general purpose register designated by the Rs field of the instruction, is loaded into the destination port. The destination is addressed by the contents of the general purpose register designated by the Rd field of the instruction. The source contents are unaltered. The contents of the general purpose register designated by Rs are then decremented by 1. The contents of the general purpose register designated by Rc are decremented by 1.

This instruction is similar in operation to the corresponding standard I/O instruction. The significant difference is that the data byte is transferred on the most significant eight bus lines. For standard I/O instructions transfers take place on the least significant eight lines.

			PV			AFFECTED
C	Z	S		DA	Н	UNAFFECTED

Flags:

P/V: Set to 1 if result of decrementing Rc is zero. Reset otherwise.

SOUTIB dst, src, Rc

IR

S,NS 0 0 1 1 1 0 1 0 Rs 0 0 1 7 0 0 0 0 Rc Rd 1 0 0 0

21 Operation

dst<0:7> + src<0:7>

Rs<0:15> + Rs<0:15>+ 1

Rc<0:15> + Rc<0:15>- 1

Description


Data byte in memory, addressed by the contents of the general purpose register designated by the Rs field of the instruction, is loaded into the destination port. The destination is addressed by the contents of the general purpose register designated by the Rd field of the instruction. The source contents are unaltered. The contents of the general purpose register designated by Rs are then incremented by 1. The contents of the general purpose register designated by Rc are decremented by 1.

This instruction is similar in operation to the corresponding standard I/O instruction. The significant difference is that the data byte is transferred on the most significant eight bus lines. For standard I/O instructions transfers take place on the least significant eight lines.


			P۷			AFFECTED			
С	Z	s	П	DA	н	UNAFFECTED			

Flags:

P/V: Set to 1 if result of decrementing Rc is zero. Reset otherwise.







The contents of the word destination register are shifted right. The destination is a general purpose word register designated by the Rd field of the instruction. The number of places to be shifted is determined from the value of the n field of the instruction. The magnitude of the shift must be in the range 0 to 16. The n field is a 16 bit negative integer in 2's complement notation.


This operation is identical to the operation SRL apart from the treatment of the most significant bit of the word, bit 15. This bit is unaltered during the shift operation, and shifts into the adjacent bit, bit 14. Thus a signed operand has the sign preserved during the shifting operation.

C Z S PV AFFECTED DA H UNAFFECTED

Flags:


- C: Loaded from the least significant bit shifted out of the register.
- Z: Set to 1 if result is zero. Reset otherwise.
- S: Set if the most significant bit of the resultant destination is 1. Reset otherwise.

P/V: Reset.



The contents of the byte destination register are shifted right. The destination is a general purpose byte register designated by the Rd field of the instruction. The number of places to be shifted is determined from the value of the n field of the instruction. The magnitude of the shift must be in the range 0 to 8. The n field is a 16 bit negative integer in 2's complement notation.


This operation is identical to the operation SRLB apart from the treatment of the most significant bit of the byte, bit 7. This bit is unaltered during the shift operation, and shifts into the adjacent bit, bit 6. Thus a signed operand has its sign preserved during the shifting operation.




Flags:

- C: Loaded from the least significant bit shifted out of the register.
- Z: Set to l if result is zero. Reset otherwise.
- S: Set if the most significant bit of the resultant destination is 1. Reset otherwise.

P/V: Reset.






The contents of the word destination register are shifted right. The destination is a general purpose word register designated by the Rd field of the instruction. The number of places to be shifted is determined from the value of the n field of the instruction. The magnitude of the shift must be in the range 0 to 16. The n field is a 16 bit negative integer in 2's complement notation.

C Z S AFFECTED PV DA H UNAFFECTED

Flags:


- C: Loaded from the least significant bit shifted out of the register.
- Z: Set to 1 if result is zero. Reset otherwise.
- S: Set if the most significant bit of the resultant destination is 1. Reset otherwise.

P/V: Undefined.



*n is the number of places shifted.

The contents of the byte destination register are shifted right. The destination is a general purpose byte register designated by the Rd field of the instruction. The number of places to be shifted is determined from the value of the n field of the instruction. The magnitude of the shift must be in the range 0 to 8. The n field is a 16 bit negative integer in 2's complement notation.




Flags:

- C: Loaded from the least significant bit shifted out of the register.
- out of the register.

 Z: Set to l if result is zero.
 Reset otherwise.
- S: Set if the most significant bit of the resultant destination is 1. Reset otherwise.

P/V: Undefined.



		SUB Rd, src		
R	S,NS	10000011 Rs F	Rd 4	<u>Operation</u>
		SUB Rd, src		dst<0:15> +dst<0:15> - src<0:15>
IM	S,NS	000000110000 R	ld 7	
		OPERAND		Description
		CIID D.J		The source word operand contents are subtracted from the contents
IR	S.NS	SUB Rd, src 0 0 0 0 0 0 1 1 Rs≠0 R	d 7	of the general purpose word register designated by the Rd
11	3,113	N N N N N N N N N N N N N N N N N N N	/	field of the instruction. The result is loaded into the desti-
		SUB Rd, src		nation. The source operand is obtained using the applicable addressing mode. The original
DA	NS	0 1 0 0 0 0 1 1 0 0 0 0 R	d 9	contents of the destination register are lost while those
		ADDRE SS		of the source operand are unaltered.
		SUB Rd, src		
DA	\$\$0	0 1 0 0 0 0 1 1 0 0 0 0 R	.d 10	
		O SEGMENT OFFSET		
		_SUB Rd, src		
DA	SL0		d 12	
		1 SEGMENT		
		OFFSET		
		SUB Rd, src		
X	NS		d '0	
		ADDRESS		
		SUB Rd, src	_	
Х	SS0	0 1 0 0 0 0 1 1 Rs ≠ 0 R	d 10	
		O SEGMENT OFFSET		
		SUB Rd, src		
Х	SLO	0 1 0 0 0 0 1 1 Rs≠0 R	d 13	
		1 SEGMENT		Flags:
		OFFSET		C: Reset on carry from most signi- ficant bit of result. Set to
				1 otherwise (i.e., borrow). Z: Set to 1 if result is zero.
			_	Reset otherwise. S: Set to 1 if result is negative.
		C Z S PV AFFECTED	_	Reset otherwise. P/V: Set to 1 on arithmetic overflow. Reset otherwise.
		DA H UNAFFECTED		keset otherwise.

		SUBB Rd, src		
R	S,NS	10000010 Rs Rd	6	Operation
		SUBB Rd, src		dst<0:7> +dst<0:7> - src<0:7>
IM	S.NS	0 0 0 0 0 1 0 0 0 0 0 Rd	7	
	, -	OPERAND	•	Description
				The source byte operand contents
••		SUBB Rd, src		are subtracted from the contents of the general purpose byte
IR	S,NS	00000010 Rs ≠ 0 Rd	7	register designated by the Rd field of the instruction. The
		SUBB Rd, src		result is loaded into the desti- nation. The source operand is obtained using the applicable
DA	NS	01000010 0000 Rd	9	addressing mode. The original contents of the destination
		ADDRESS		register are lost and those of the source operand are unaltered.
				of the source operand are unartered.
TNΛ	\$\$0	SUBB Rd, src	••	
DA	330	0 1 0 0 0 0 1 0 0 0 0 0 Rd	10	
		O SEGMENT OFFSET		
		SUBB Rd, src		
DA	SL0	0 1 0 0 0 0 1 0 0 0 0 0 Rd	12	
		1 SEGMENT		
		OFFSET		
		SUBB Rd, src		
Χ	NS	0 1 0 0 0 0 1 0 Rs≠0 Rd	10	
		ADDRESS		
		SUBB Rd, src		
Х	\$\$0	0 1 0 0 0 0 1 0 Rs≠0 Rd	10	
^		O SEGMENT OFFSET		
			'	
.,	SLO	SUBB Rd, src 0 1 0 0 0 0 1 0	12	Flags:
Х	310		13	C: Reset on carry from most signifi- cant bit of result. Set to 1
		1 SEGMENT OFFSET		otherwise (i.e., borrow). Z: Set to 1 if result is zero.
		OTTOLI		Reset otherwise. S: Set to 1 if result is negative.
				Reset otherwise. P/V: Set to 1 on arithmetic overflow.
		C 7 C DV DA !!		Reset otherwise. DA: Set to 1 always.
		C Z S PV DA H AFFECTED		H: Reset on carry from most signi- ficant bit of lower 4 bits of
		UNAFFECTED	l	result. Set otherwise (i.e., borrow).

F				
		SUBL Rd, src		
R	S,NS	10010010 Rs Rd	8	Operation
		SUBL Rd, src		dst<0:31> +dst<0:31>- src<0:31>
IM	s,ns		14	
		31 OPERAND 16		Description
		15 OPERAND O		The source long word operand
				contents are subtracted from the contents of the general
IR	S,NS	SUBL Rd, src 0 0 0 1 0 0 1 0 Rs≠0 Rd	14	purpose register pair designated by the Rd field of the instruction. The
1 IK	,	O O O O O O O O NSFO		result is loaded into the destination. The source
		SUBL Rd, src		operand is obtained using the applicable addressing
DA	NS	0 1 0 1 0 0 1 0 0 0 0 0 Rd	15	mode. The original contents of the destination register
		ADDRESS		are lost while those of the source operand are unaltered.
		SUBL Rd, src		
DA	\$\$0	0 1 0 1 0 0 1 0 0 0 0 Rd	16	
		O SEGMENT OFFSET		
		SUBL Rd, src		
DA	SLO	0 1 0 1 0 0 1 0 0 0 0 0 Rd	18	
		1 SEGMENT		
		OFFSET		
		SUBL Rd, src		
X	NS	0 1 0 1 0 0 1 0 Rs≠0 Rd	16	
		ADDRESS		
		CUDA Del como		
χ	SSO	SUBL Rd, src 0 1 0 1 0 0 1 0 Rs≠0 Rd	16	
^	330	O SEGMENT OFFSET	10	
		5 526.2 011521		
		SUBL Rd, src		
Х	SL0	0 1 0 1 0 0 1 0 Rs≠0 Rd	19	-1
		1 SEGMENT		Flags:
		OFFSET		C: Reset on carry from most significant bit of result.
				Set to 1 otherwise (i.e., borrow).
				Z: Set to 1 if result is Ø. Reset otherwise. S: Set to 1 if result is nega-
		C Z S PV AFFECTED		tive. Reset otherwise. P/V: Set to 1 on arithmetic over-
		DA H UNAFFECTED		flow. Reset otherwise.

TCC Rd, CC S,NS 10101111 Rd CC 5 Operation | R $dst < \emptyset > / + 1$ if condition is met. Description The contents of the flags are compared with those specified by the CC field of the instruction. If the comparison is successful, the least significant bit of the destination word is set to 1. Otherwise this bit is unaffected. Remaining bits of the destination are not altered. Flags are not affected, AFFECTED

UNAFFECTED

P/V DA

TCCB Rd, CC

R s,Ns 1 0 1 0 1 1 1 0 Rd CC

5 Operation

Dst $\langle \emptyset \rangle + 1$ if condition is met.

Description

The contents of the flags are compared with those specified by the CC field of the instruction. If the comparison is successful, the least significant bit of the destination byte is set to 1. Otherwise, unaffected. Remaining bits of the destination are not altered.

C Z S PV DA H UNAFFECTED

Flags are not affected.

R	s,NS	TEST dst	7	Operation
		TEST dst		dst<0:15> + dst<0:15> V Ø
IR	S,NS	00001101 Rd 0100	8	
		TEST dst		Description
DA	NS	0 1 0 0 1 1 0 1 0 0 0 0 0 1 0 0 ADDRESS	11	The contents of the destination word operand are tested to set the appropriate flags. Testing is done by performing a logical OR operation between destination
DA	\$\$0	TEST dst 0 1 0 0 1 1 0 1 0 0 0 0 0 1 0 0 0 SEGMENT OFFSET	12	word and zero. The destination is determined by the applicable addressing mode and the contents of the destination are not altered.
DA	SL0	0 1 0 0 1 1 0 1 0 0 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 0 1 0	14	
X	NS	TEST dst 0 1 0 0 1 1 0 1 Rd≠0 0 1 0 0 ADDRESS	12	
Х	\$\$0	TEST dst 0 1 0 0 1 1 0 1 Rd≠0 0 1 0 0 0 SEGMENT OFFSET	12	
X	SLO	TEST dst 0 1 0 0 1 1 0 1 Rd≠0 0 1 0 0 1 SEGMENT OFFSET	15	
				Flags:
				Z: Set to 1 if result is zero. Reset otherwise.S: Set to 1 if result is negative. Reset otherwise.
		Z S AFFECTED C PV DA H UNAFFECTED		

n		TESTB dst	-	
R	S,NS	10001100 Rd 0100	7	Operation_
IR		TESTB dst	•	dst<0:7> ← dst<0:7> V Ø
11/	S,NS		8	Description
DA		TESTB dst	11	The contents of the destination
חע	NS	ADDRESS	.,	byte operand destination are tested to set the appropriate flags. Testing is done by
		TESTB dst		performing a logical OR operation between destination byte and
DA	SSO	0 1 0 0 1 1 0 0 0 0 0 0 1 0 0	12	zero. The destination is determined by the applicable addressing mode and the con-
		O SEGMENT OFFSET		tents of the destination are not altered.
		TESTB dst		
DA	SLO	0 1 0 0 1 1 0 0 0 0 0 0 0 1 0 0	14	
		1 SEGMENT OFFSET		
Χ	NS	TESTB dst 0 1 0 0 1 1 0 0 Rd≠0 0 1 0 0	12	
		ADDRESS		
		TESTB dst		
Χ	SSO	0 1 0 0 1 1 0 0 Rd≠0 0 1 0 0	12	
		1 SEGMENT OFFSET		
v	C1 0	TESTB dst		
Χ	SL0	0 1 0 0 1 1 0 0 Rd≠0 0 1 0 0 1 SEGMENT	15	
		OFFSET		
				Flags:
		Z S PV AFFECTED		Z: Set to 1 if operand is zero.Reset otherwise.S: Set to 1 if operand is nega-
		C DA H UNAFFECTED		tive. Reset otherwise. P/V: Set to 1 if parity of operand

		TESTL dst		
R	s,ns	10011100 Rd 0000	13	Operation Operation
		TESTL dst		dst<0:31> ←dst<0:31> V Ø
10	C NC	0 0 0 1 1 1 0 0 Rd 0 0 0 0	13	
IR	S,NS	C C C T T C C Ku C C C C	,,	
		TESTL dst		<u>Description</u>
DA	NS	0 1 0 1 1 1 0 0 0 0 0 0 0 0 0	16	The contents of the long word destination are tested to
		ADDRESS		set appropriate flags. Testing is done by performing
		TESTL dst		a logical OR operation between destination and zero.
DA	SSO	0 1 0 1 1 1 0 0 0 0 0 0 0 0 0	17	The destination is determined by the applicable addressing
חת	550	O SEGMENT OFFSET		mode and the contents of the destination are not altered.
		TESTL dst		
DA	SL0	0 1 0 1 1 1 0 0 0 0 0 0 0 0 0	19	
		1 SEGMENT		
		OFFSET		
		TESTL dst		
X	NS	0 1 0 1 1 1 0 0 Rd≠0 0 0 0 0	17	
		ADDRESS		
		TESTL dst		
X	SSO	0 1 0 1 1 1 0 0 Rd ≠ 0 0 0 0 0	17	
		O SEGMENT OFFSET		
		TESTL dst		,
X	SL0	0 1 0 1 1 1 0 0 Rd ≠ 0 0 0 0 0	20	
		1 SEGMENT		
		OFFSET		
				Flags:
				Z: Set to 1 if result is zero.
				Reset otherwise. S: Set to 1 if result is negative. Reset otherwise.
		Z S AFFECTED		Reset ourstwise.
		C PV DA H UNAFFECTED		

TRDB dst, src, Rc

S.NS

IR

;	ı	0	1	1	1	0	0	0	Rd	_	0	0	0
	0	0	0	0		F	₹c		Rs	0	0	0	0

25 Operation

Description

The general purpose register (register pair in AmZ8001) designated by the Rs field of the instruction contains the starting address of a byte table.

The general purpose register (register pair in AmZ8001) designated by the Rd field of the instruction contains the address of a byte string to be translated.

The general purpose register designated by the Rc field of the instruction contains the length (in bytes) of the string remaining to be translated.

A byte is read from the address specified by the Rd register. This byte is used as a table index and is added to the starting address of the table. The translated byte is read from this address, and is loaded into the address specified by the Rd register.

The address specified by the Rd register is decremented by 1 to point to the next byte of the string. The contents of the register designated by the Rc field of the instruction are decremented by 1, to indicate the remaining length of the string to be translated. This completes one iteration.

This instruction terminates after l iteration. It is a special case of the instruction TRDRB.

	PV				AFFECTED			
С	Z	S		DΑ	Н	UNAFFECTED		

Flags:

Z: Undefined.

P/V: Set to 1 if result of decrementing Rc is zero. Reset otherwise.

and repeat.



IR s,ns

TRDRB de	TRDRB dst, src, Rc												
1011	1000	Rd	1	1	0	0							
0 0 0 0	Rc	Rs	0	0	0	0							

*n is the number of iterations

Description

11 + 14n* Operation

The general purpose register (register pair in AmZ8001) designated by the Rs field of the instruction contains the starting address of a byte table.

The general purpose register (register pair in AmZ8001) designated by the Rd field of the instruction contains the address of a byte string to be translated.

The general purpose register designated by the Rc field of the instruction contains the length (in bytes) of the string remaining to be translated.

A byte is read from the address specified by the Rd register. This byte is used as a table index and is added to the starting address of the table. The translated byte is read from this address and is loaded into the address specified by the Rd register.

The address specified by the Rd register is decremented by 1 to point to the next byte of the string. The contents of the register designated by the Rc field of the instruction are decremented by 1, to indicate the remaining length of the string to be translated. This completes one iteration.

The instruction repeats until the contents of the Rc register reach zero, indicating that the string has been exhausted. This instruction is interruptible at the end of each iteration.

Z: Undefined. P/V: Set to 1. TRIB

autoincrement

25 Operation

Description

The general purpose register (register pair in Amz8001) designated by the Rs field of the instruction contains the starting address of a byte table.

The general purpose register (register pair in AmZ8001) designated by the Rd field of the instruction contains the address of a byte string to be translated.

The general purpose register designated by the Rc field of the instruction contains the length (in bytes) of the string remaining to be translated.

A byte is read from the address specified by the Rd register. This byte is used as a table index and is added to the starting address of the table. The translated byte is read from this address, and is loaded into the address specified by the Rd register.

The address specified by the Rd register is incremented by I to point to the next byte of the string. The contents of the register designated by the Rc field of the instruction are decremented by I, to indicate the remaining length of the string to be translated. This completes one iteration.

This instruction terminates after literation. It is a special case of the instruction TRIRB.

PV AFFECTED C Z S DA H UNAFFECTED

Flags:

Z: Undefined.

P/V: Set to 1 if result of decrementing Rc is zero.
Reset otherwise.

autoincrement

and repeat

IR s,ns

	TI	RII	₹В	ds	i t	, :	sro	Ξ,	Rc					
;		0	1	1	1	0	0	0		Rd	0	1	0	0
	0	0	0	0		Ro	=			Rs	0	0	0	0

11 + 14n* Operation

*n is the number of iterations.

Description

The general purpose register (register pair in AmZ8001) designated by the Rs field of the instruction contains the starting address of a byte table.

The general purpose register (register pair in AmZ8001) designated by the Rd field of the instruction contains the address of a byte string to be translated.

The general purpose register designated by the Rc field of the instruction contains the length (in bytes) of the string remaining to be translated.

A byte is read from the address specified by the Rd register. This byte is used as a table index and is added to the starting address of the table. The translated byte is read from this address, and is loaded into the address specified by the Rd register.

The address specified by the Rd register is incremented by 1 to point to the next byte of the string. The contents of the register designated by the Rc field of the instruction are decremented by 1, to indicate the remaining length of the string to be translated. This completes one iteration.

The instruction repeats until the contents of the Rc register reach zero, indicating that the string has been exhausted. This instruction is interruptible at the end of each iteration.

			PV			AFFECTED
С	Z	S		DA	Н	UNAFFECTED

Flags:

Z: Undefined.

P/V: Set to 1.

TRTDB

autodecrement

IR s.ns

TRTDB, dst, src, Rc

1 0 1 1 1 0 0 0 Rd 1 0 1 0

0 0 0 0 Rc Rs 0 0 0 0

25 Operation

Description

The general purpose register (register pair in Amz8001) designated by the Rs field of the instruction contains the starting address of a byte table.

The general purpose register (register pair in AmZ8001) designated by the Rd field of the instruction contains the address of a byte string to be translated and tested.

The general purpose register designated by the Rc field of the instruction contains the length (in bytes) of the string remaining to be translated and tested.

A byte is read from the address specified by the Rd register. This byte is used as a table index and is added to the starting address of the table. The translated byte is read from this address and is loaded into the general purpose byte register RØ for testing.

The address specified by the Rd register is decremented by l to point to the next byte of the string. The contents of the register designated by the Rc field of the instruction are decremented by l, to indicate the remaining length of the string to be translated and tested. This completes one iteration.

This instruction terminates after literation. It is a special case of the instruction TRTDRB.

Flags:


Z: Set to 1 if the translated byte is zero. Reset otherwise. P/V: Set to 1 if result of decrementing Rc is zero. Reset otherwise.

Z	PV	,		AFFECTED
С	S	DA	Н	UNAFFECTED

TRTDRB

autodecrement and repeat.

IR



*n is the number of iterations.

Description

11 + 14n* Operation

The general purpose register (register pair in AmZ8001) designated by the Rs field of the instruction contains the starting address of a byte table.

The general purpose register (register pair in AmZ8001) designated by the Rd field of the instruction contains the address of a byte string to be translated and tested.

The general purpose register designated by the Rc field of the instruction contains the length (in bytes) of the string remaining to be translated and tested.

A byte is read from the address specified by the Rd register. This byte is used as a table index and is added to the starting address of the table. The translated byte is read from this address and is loaded into the general purpose byte register RØ for testing.

The address specified by the Rd register is decremented by 1 to point to the next byte of the string. The contents of the register designated by the Rc field of the instruction are decremented by 1, to indicate the remaining length of the string to be translated and tested. This completes one iteration.

The instruction repeats until the value loaded into the RØ register is non zero or until the contents of the Rc register reach zero, indicating that the string has been exhausted. This instruction is interruptible at the end of each iteration.

Z PV AFFECTED C S DA H UNAFFECTED

Flags:

Z: Set to 1 if the translated byte is zero. Reset otherwise. P/V: Set to 1 if result of decrementing Rc is zero. Reset otherwise. TRTIB

autoincrement

		TRTIB ds	t, src, l	₹c	
IR	s,ns	1011	1000	Rd	0010
		0000	Rc	Rs	0 0 0 0

Operation

25

Description

The general purpose register (register pair in AmZ8001) designated by the Rs field of the instruction contains the starting address of a byte table.

The general purpose register (register pair in AmZ8001) designated by the Rd field of the instruction contains the address of a byte string to be translated and tested. The general purpose register designated by the Rc field of the instruction contains the length (in bytes) of the string remaining to be translated and tested.

A byte is read from the address specified by the Rd register. This byte is used as a table index and is added to the starting address of the table. The translated byte is read from this address, and is loaded into the general purpose byte register RØ for testing.

The address specified by the Rd register is incremented by 1 to point to the next byte of the string. The contents of the register designated by the Rc field of the instruction are decremented by 1, to indicate the remaining length of the string to be translated and tested. This completes one iteration.

This instruction terminates after 1 Iteration. It is a special case of the instruction TRTIRB.

Flags:

- Z: Set to 1 if the translated byte is zero. Reset otherwise.
- P/V: Set to 1 if result of decrementing Rc is zero. Reset otherwise.

	z		P۷			AFFECTED
С		S		DA	Н	UNAFFECTED

string, autoincrement, and repeat

S,NS

IR

TRTIRB dst, src, Rc,

1 0 1 1 1 0 0 0 Rd 0 1 1 0

0 0 0 0 Rc Rs 1 1 1 0

*n is the number of translate iterations.

Operation

Description

11 + 14n*

The general purpose register (register pair in AmZ8001) designated by the Rs field of the instruction contains the starting address of a byte table.

The general purpose register (register pair in AmZ8001) designated by the Rd field of the instruction contains the address of a byte string to be translated and tested.

The general purpose register designated by the Rc field of the instruction contains the length (in bytes) of the string remaining to be translated and tested.

A byte is read from the address specified by the Rd register. This byte is used as a table index and is added to the starting address of the table. The translated byte is read from this address, and is loaded into the general purpose byte register RØ for testing.

The address specified by the Rd field is incremented by 1 to point to the next byte of the string. The contents of the register designated by the Rc field of the instruction are decremented by 1, to indicate the remaining length of the string to be translated and tested. This completes one iteration.

The instruction repeats until the value loaded into the RØ register is non zero, or until the contents of the Rc register reach zero, indicating that the string has been exhausted. This instruction is interruptible at the end of each iteration.

Flags:


Z: Set to 1 if the table entry is zero. Reset otherwise.
P/V: Set to 1 if result of decrementing Rc is zero.
Reset otherwise.

	Z		P۷			AFFECTED
С		S		DΑ	Н	UNAFFECTED

		TSET dst		
R	S,NS	10001101 Rd 0110	7	<u>Operation</u>
		TSET dst		If $dst<0:15> \leftarrow is negative$ then S Flag $\leftarrow 1$
IR	S,NS	00001101 Rd 0110	11	otherwise S flag ← 0
		TSET dst		dst<0:15> + FFFF Description
DA	NS	01001101 0000 0110	14	The most significant (sign) bit of the destination word
		ADDRESS		is loaded into the S flag. The contents of the desti-
		TSET dst		nation are then set to all l's. The destination is determined by the applicable
DA	SSO	0 1 0 0 1 1 0 1 0 0 0 0 0 1 1 0	15	addressing mode.
		O SEGMENT OFFSET		
		TSET dst		
DA	SL0	0 1 0 0 1 1 0 1 0 0 0 0 0 1 1 0	17	
		OFFSET		
X	NS	TSET dst 0 1 0 0 1 1 0 1 Rd≠0 0 1 1 0	15	
^		ADDRESS	.,	
		TSET dst		
Х	SS0	0 1 0 0 1 1 0 1 Rd≠0 0 1 1 0	15	
		O SEGMENT OFFSET		
		TSET dst		
Х	SL0	0 1 0 0 1 1 0 1 Rd≠0 0 1 1 0	18	
		1 SEGMENT		
		OFFSET		
		S AFFECTED		Flags:
		C Z PV DA H UNAFFECTED		S: Set to 1 if the most signi- ficant bit of the destination
				is 1. Reset otherwise.

R	S,NS	TSETB dst	7	Operation
"	5,115	TSETB dst	•	If dst<0:7> is negative
IR	S,NS	0 0 0 0 1 1 0 0 Rd 0 1 1 0	11	then S Flag ← 1 otherwise ← 0
		TSETB dst		dst<0:7> ← FF Description
DA	NS	0 1 0 0 1 1 0 0 0 0 0 0 0 1 1 0 ADDRESS	14	The most significant (sign) bit of the destination byte is loaded into the S flag.
		TSETB dst		The contents of the destination are then set to all
DA	SSO	0 1 0 0 1 1 0 0 0 0 0 0 0 1 1 0	15	determined by the applicable addressing mode.
		O SEGMENT OFFSET		
	SL0	TSETB dst	17	
DA	323	0 1 0 0 1 1 0 0 0 0 0 0 0 1 1 0 1 SEGMENT	17	
		OFFSET		
	NG.	TSETB dst 0 1 0 0 1 1 0 0	15	
X	NS	ADDRESS	1)	
		TSETB dst		
Х	SSO	0 1 0 0 1 1 0 0 Rd ≠ 0 0 1 1 0	15	
		O SEGMENT OFFSET		
Х	SLO	TSETB dst 0 1 0 0 1 1 0 0	18	
		1 SEGMENT		
		OFFSET		
				Flags: S: Set to 1 if the most signifi-
		C Z PV DA H UNAFFECTED		cant bit of the destination is 1. Reset otherwise.
L				

				Operation_
		XOR Rd, src		dst <0:15> + src <0:15>@dst<0:15>
R	S,NS	10001001 Rs Rd	4	Description
		XOR Rd, src		A logical EXCLUSIVE OR operation is performed between correspon-
IM	S,NS	0 0 0 0 1 0 0 1 0 0 0 0 Rd	7	ding bits of the source and destination words. The source
		OPERAND		operand is obtained by the appropriate addressing mode, and the destination operand is
		XOR Rd, src		always a general purpose word register designated by the Rd
IR	S,NS	0 0 0 0 1 0 0 1 Rs≠0 Rd	7	field of the instruction. The 16-bit result is loaded into
		XOR Rd, src		the destination, whose original contents are lost. The contents of the source are not altered.
DA	NS	0 1 0 0 1 0 0 1 0 0 0 0 Rd	10	
		ADDRESS		
		XOR Rd, src		
DA	SSO	0 1 0 0 1 0 0 1 0 0 0 0 Rd	11	
		O SEGMENT OFFSET		
		XOR Rd, src		
DA	SL0	0 1 0 0 1 0 0 1 0 0 0 0 Rd	13	
		1 SEGMENT OFFSET		
		OFFSET		
		XOR Rd, src	11	
X	NS	0 1 0 0 1 0 0 1 Rs≠0 Rd ADDRESS	11	
X	\$\$0	XOR Rd, src 0 1 0 0 1 0 0 1 Rs≠0 Rd	11	
^	330	O SEGMENT OFFSET		
		XOR Rd, src		
X	SL0	0 1 0 0 1 0 0 1 Rs≠0 Rd	14	
		1 SEGMENT		
		OFFSET		
				Flags:
				Z: Set to 1 if result is zero. Reset otherwise.
		Z S V AFFECTED C PV DA H UNAFFECTED		S: Set to 1 if result is negative. Reset otherwise.
		UNAFFECTED		



MNEMONIC	OPERANDS FOR THE GROUP	NAME	ADDRESSING MODES FOR THE GROUP	PAGE
ADC ADCB	Rd .Rs	ADD words with carry ADD bytes with carry	R	48 49.
ADD ADDB ADDL	Rd,src	ADD word to register ADD byte to register ADD long word to register	R, IR, DA, X, IM	50 51 52
AND ANDB	Rd,src	AND word with register AND byte with register	R, IR, DA, X, IM	53 54
BIT BITB	dst,Rs	BIT test in a word (dynamic BIT test in a byte (dynamic)	R	55 57
BIT BITB	dst	BIT test in a word (static) BIT test in a byte (static)	R, IR, DA, X	56 58
CALL	dst	CALL subroutine	IR,DA,X	59
CALR	d	CALL subroutine relative	RA	60
CLR CLRB CLRL	dst	CLEAR word CLEAR byte CLEAR long word	R, IR, DA, X	61 62 63
COM COMB	dst	COMPLEMENT word COMPLEMENT byte	R, IR, DA, X	64 65
COMFLG		COMPLEMENT flags		66
CP CPB CPL	Rd,src	COMPARE register with word COMPARE register with byte COMPARE register with long wor	R,IM,IR,DA,X	67 68 79
СР	IM,dst	COMPARE immediate word with	IR DA,X	75
СРВ		memory COMPARE immediate byte with memory		76
CPD	dst,src,Rc	COMPARE register to memory wor	d, IR	69
CPDB		<pre>autodecrement COMPARE register to memory byt autodecrement</pre>	e, IR	70
CPDR	dst,src,Rc,CC	COMPARE register to memory wor	d, IR	71
CPDRB		<pre>autodecrement and repeat COMPARE register to memory byt autodecrement and repeat</pre>	e,	72
CPI	dst,src,Rc	COMPARE register to memory wor	rd, IR	73
CPIB	•	autoincrement COMPARE register to memory byt autoincrement		74

MNEMONIC	OPERANDS FOR THE GROUP		DDRESSING MODES FOR THE GROUP	PAGE
CPIR	dst,src,Rc,CC	COMPARE register to memory word,	IR	77
CPIRB		COMPARE register to memory byte autoincrement and repeat	iR	78
CPSD	dst,src,Rc	COMPARE word stings in memory, autodecrement	I R	80
CPSDB		COMPARE byte strings in memory, autodecrement	IR	81
CPSDR	dst,src,Rc,CC	COMPARE word strings in memory, autodecrement and repeat	I R	82
CPSDRB		COMPARE byte strings in memory, autodecrement and repeat	IR	83
CPSI	dst,src,Rc	COMPARE byte strings in memory, autoincrement	I R	84
CPSIB		COMPARE byte strings in memory, autoincrement	IR	85
CPSIR	dst,src,Rc,CC	COMPARE word strings in memory, autoincrement and repeat	1 R	86
CPSIRB		COMPARE byte strings in memory, autoincrement and repeat		87
DAB	Rd	DECIMAL adjust byte	R	88
DEC DECB	dst,N	DECREMENT word DECREMENT byte	R, IR, DA, X	90 91
DI	-	DISABLE Interrupt	-	92
DIV DIVL	dst,src	DIVIDE register pair by source wo DIVIDE register quadruple by sour long word		93 94
DJNZ	Rc,d	DECREMENT word register & jump on non-zero	RA	95
DBJNZ		DECREMENT byte register & jump on non-zero	RA	89
EI	-	ENABLE Interrupt		96
EX	Rd,src	EXCHANGE source word with destination word	R, IR, DA, X	97
EXB		EXCHANGE source byte with destination byte		98
EXTS EXTSB	Rd	EXTEND sign of word EXTEND sign of byte	R	99 100 101
EXTSL HALT		EXTEND sign of long word HALT		101

MNEMONIC	OPERANDS FOR THE GROUP	NAME	ADDRESSING MODES FOR THE GROUP	PAGE
IN	Rd,src	INPUT word to register from I/O port	IR, DA	103
INB		INPUT byte to register from 1/0 port		104
I NC I NCB	dst,N	INCREMENT word INCREMENT byte	R, IR, DA, X	105 106
IND	dst,stc,Rc	INPUT word from I/O port to memory, autodecrement	IR	107
INDB		INPUT byte from I/O port to memory, autodecrement		108
INDR	dst,src,Rc	INPUT word from I/O port to memory, autodecrement and repeat	1 R	109
INDRB		INPUT byte from I/O port to memory, autodecrement and repeat	I R	110
INI	dst,src,Rc	INPUT word from I/O port to	I R	111
INIB		memory, autoincrement INPUT byte from I/O port to memory, autoincrement	IR	112
INIR	dst,src,Rc	INPUT word from I/O port to memory, autoincrement and repeat	I R	113
INIRB	Rc	INPUT byte from I/O port to memory, autoincrement and repeat	IR	114
IRET	-	RETURN from interrupt	-	115
JP	CC,dst	JUMP conditional	IR,DA,X	116
JR	CC,d	JUMP conditional relative	RA	117
LD/LDR LDB/LDRB LDL/LDRL		LOAD word register into memory LOAD byte register into memory LOADlong word register to memory	IR,DA,X,RA ,BA,BX	118 123 138
LD/LDR LDB/LDRB LDL/LDRL		LOAD word into register LOAD byte into register LOAD long word into register	R,IM,IR DA,X,RA BA,BX	119 124 139
LD LDB LDL	Rd,IM	LOAD immediate word into memory LOAD immediate byte into memory LOAD immediate long word into me	IR,DA,X mory	120 125 140
LDB/LDK	dst,IM	LOAD constant into register	R,IM	121
LDA/LDAR	Rd,d	LOAD address to register	RA,BA,BX,DA,X	122

MNEMONIC	OPERANDS FOR THE GROUP	NAME	ADDRESSING MODES FOR THE GROUP	PAGE
LDCTL	Rd,CW	LOAD control word into a regist	er R	126
LDCTL	Rs,CW	LOAD control word from register	R	127
LDCTLB	Rd	LOAD flag byte into register	R	128
LDCTLB	Rs	LOAD flag byte from register	R	129
LDD	dst,src	LOAD memory word to memory, autodecrement	1 R	130
LDDB	Rc	LOAD memory byte to memory, autodecrement		131
LDDR	dst,src,Rc	LOAD memory word to memory, autodecrement and repeat	I R	132
LDDRB		LOAD memory byte to memory, autodecrement and repeat		133
LDI	dst,src,Rc	LOAD memory word to memory,	I R	134
LDIB	Rc	<pre>autoincrement LOAD memory byte to memory, autoincrement</pre>		135
LDIR	dst,src	LOAD memory word to memory, autoincrement and repeat	! R	136
LDIRB		LOAD memory byte to memory, autoincrement and repeat		137
LDM	Rd,src,N	LOAD multiple registers from	IR,DA,X	142
LDM		memory LOAD multiple registers into memory		141
LDPS	src	LOAD program status	IR,DA,X	143
MBIT	-	MULTI-MICRO test	-	144
MREQ	-	MULTI-MICRO request	-	145
MRES	-	MULTI-MICRO reset	-	146
MSET	-	MULTI-MICRO set	-	147
MULT MULTL	Rd,src	MULTIPLY register with word MULTIPLY register with long wor	R,IM,IR,DA d X	148 149
NEG NEGB	dst	NEGATE word NEGATE byte	R, IR DA, X	150 151
NOP	-	NO Operation	-	152

MNEMONIC	OPERANDS FOR THE GROUP	NAME	ADDRESSING MODES FOR THE GROUP	PAGE
OR ORB	Rd,src	OR word with register OR byte with register	R, IM, IR, DA, X	153 154
OTDR	dst,src,Rc	OUTPUT word from memory to I/O port, autodecrement and	IR	155
OTDRB		repeat OUTPUT byte from memory to I/O port, autodecrement and repeat		156
OTIR	dst,src,Rc	OUTPUT word to 1/0 port from memory, autoincrement and repeat	IR	157
OTIRB	dst,src,Rc	OUTPUT byte to I/O port from memory, autoincrement and repeat		158
OUT	Rs,dst	OUTPUT word to I/O port from register	IR,DA	159
OUTB		OUTPUT byte to I/O port from register		160
OUTD	dst.src.Rc	OUTPUT word to 1/0 port from	IR	161
OUTDB	dst,src,Rc	memory, autodecrement OUTPUT byte to I/O port from memory, autodecrement		162
OUTI	dst,src Rc	OUTPUT word to I/O port from memory, autoincrement	I R	163
OUTIB	dst,src,Rc	OUTPUT byte to I/O port from memory, autoincrement		164
POP POPL	dst src	POP word POP long word	R IR,DA X	165 166
PUSH PUSHL	dst,src	PUSH word PUSH long word	R,IM,IR,DA,	X 167 168
RES RESB	dst,b	RESET bit in word (static) RESET bit in byte (static)	R, IR, DA X	169 171
RES RESB	dst,Rs	RESET bit in word (dynamic) RESET bit in byte (dynamic)	R	170 172
RESFLG	-	RESET flags	-	173
RET	СС	RETURN conditional	-	174

MNEMONIC	OPERANDS FOR THE GROUP	NAME	ADDRESSING MODES FOR THE GROUP	PAGE
RL RLB	Rd,n	ROTATE word left ROTATE byte left	R	175 176
RLC RLCB	Rd , n	ROTATE word left through carry ROTATE byte left through carry	R	177 178
RLDB RRDB	Rs,Rd	ROTATE digit left, byte ROTATE digit right, byte	R	179 184
RR RRB	Rd,n	ROTATE word right ROTATE BYTE right	R	180 181
RRC RRCB	Rd,n	ROTATE word right through carry ROTATE byte right through carry		182 183
SBC SBCB	Rs, Rd	SUBTRACT word with carry SUBTRACT byte with carry	R	185 186
sc	N	SYSTEM call	-	187
SDA SDAB SDAL		SHIFT word arithmetic (dynamic) SHIFT byte arithmetic (dynamic) SHIFT long word arithmetic (dyn		188 189 190
SDL SDLB SDLL	dst,Rs	SHIFT word logical (dynamic) SHIFT byte logical (dynamic) SHIFT long word logical (dynami	R c)	191 192 193
SET SETB	dst,b	SET bit in word (static) SET bit in byte (static)	R, IR, DA, X	194 196
SET SETB	dst,Rs	SET bit in word (dynamic) SET bit in byte (dynamic)	R	195 197
SETFLG	-	SET flags	-	198
SINB	Rd,src	SPECIAL input byte to register I/O port	from DA	199
SINDB	dst src, Rc	SPECIAL input byte from I/O por memory, autodecrement	t to IR	200
SINDRB	dst,src,Rc	SPECIAL input byte from I/O por memory, autodecrement and repea		201
SINIB	dst,src,Rc	SPECIAL input byte from I/O por memory, autoincrement	t to IR	202
SINIRB	dst,src,Rc	SPECIAL input byte from I/O por memory, autoincrement and repea		203

MNEMONIC	OPERANDS FOR THE GROUP	NAME	ADDRESSING MODES FOR THE GROUP	PAGE
SLA SLAB SLAL	Rd ,n	SHIFT word arithmetic left (SHIFT byte arithmetic left (SHIFT long word arithmentic	static)	204 205 206
SLL SLLB SLLL	Rd,n	SHIFT word logical left SHIFT byte logical left SHIGT long word logical left	R	207 208 209
SRA SRAB SRAL	Rd,n	SHIFT word arithmetic right SHIFT byte arithmetic right SHIFT long word right arithm	(static)	215 216 217
SRL SRLB SRLL	Rd,n	SHIFT word logical right (st SHIFT byte logical right (st SHIFT long word logical righ	atic)	218 219 220
SOTDRB	dst,src,Rc	SPECIAL output byte from mem port, autodecrement and repe	The state of the s	210
SOTIRB	dst,src,Rc	SPECIAL output byte to I/O pautoincrement and repeat	ort, IR	211
SOUTB	dst,Rs	SPECIAL output byte from reg to I/O port	ister DA	212
SOUTDB	dst,src,Rc	SPECIAL output byte from mem I/O port, autodecrement	ory to IR	213
SOUTIB	dst,src,Rc	SPECIAL output byte from mem I/O port, autoincrement	ory to	214
SUB SUBB SUBL	Rd,src	SUBTRACT word from register SUBTRACT byte from register SUBTRACT long word from regi	R,IM,IR DA,X ster	221 222 223
TCC	Rd,CC	TEST condition codes and set in word	bit R	224
TCCB		TEST condition codes and set in byte	bit	225
TEST TESTB TESTL	dst	TEST word TEST byte TEST long word	R, IR, DA, X	226 227 228
TRDB	dst,src,Rc	TRANSLATE byte, autodecremen	t ĮR	229
TRDRB	dst,src,Rc	TRANSLATE bute, autodecremen and repeat	t	230
TRIB	dst,src,Rc	TRANSLATE byte,autoincrement	IR	231

MNEMONIC	OPERANDS FOR THE GROUP	· · · · · · ·	DRESSING MODES OR THE GROUP	PAGE
TRIRB	dst,src,Rc	TRANSLATE byte, autoincrement and repeat	IR	232
TRTDB	dst,src,Rc	TRANSLATE& TEST byte,autodecremen	t IR	233
TRTDRB	dst,src,Rc	TRANSLATE & TEST byte, autodecreme and repeat	nt	234
TRTIB	dst,src,Rc	TRANSLATE & TEST byte, autoincreme	nt IR	235
TRTIRB	dst,src,Rc	TRANSLATE & TEST byte, autoincreme and repeat	nt	236
TSET TSETB	dst dst	TEST word and set TEST byte and set	R, IR, DA, X	237 238
XOR XORB	Rd,src	EXCLUSIVE OR word with register EXCLUSIVE OR byte with register	R,IM,DA,X,IR	239 240

Oct. 1979 ERRATA SHEET - AMZ8001/2 PROCESSOR INSTRUCTION SET

This list is to correct known errors in the first edition of the AmZ8001/2 Instruction Book (Ampub-086, no Rev Letter). These errors are corrected in the second edition (Ampub-086, Rev A).

Page 7	Next to last sentence: "AMZ $\&002$ PC will be automatically loaded from memory address 4 upon reset.
Page 10	Figure 5: bit 13 of FCW should be zero, not SE.
	Figure 6: bit 13 of FCW should be zero, not SE.
	bit 14 of FCW should S/N, not N/S.
Page 11	last para.line l,"The S/N bit ''
	delete all 3rd para. "The stop enable "
Page 12	3rd para last line " loaded from location 2."
Page 15	2nd sentence: "When the CPU is reset for initialization this bit is set to "O", ie. refresh is disabled."
Page 28	Figure 22A. 3rd box down should read ''PC OFFSET''
Page 37	First para. last sentence: "For example, in AmZ8001, four locations are used for segmentation error, four locations for system call trap and so on "
Page 39	Figure 29. Area labeled "SEGMENT TRAP" should read "UNUSED".
Page 50	P/V flag: "Set to 1 on arithmetic overflow. Reset otherwise.
Page 51	ADDB, IM: Operand should be repeated in lower half of immediate word.
	P/V flag: Set to I on arithmetic overflow. Reset otherwise.
Page 54	ANDB, IM: Operand should be repeated in lower half of immediate word.
Page 64	COM dst, (Register Mode) Execute cycles should read 7.
Page 65	As per page 64.
Page 68	CPB, IM: Operand should be repeated in lower half of immediate word.
Page 76	Mnemonic should read CPB. (Also change mnemonic above each box.)
Page 76	CPB, DA, SLO: bit 15 of segment word should be a 'l'.
Page 76	CPB, all modes Byte operand should be repeated in lower half of immediate word.

NOTE: PLEASE DISCARD ALL PREVIOUSLY PUBLISHED ERRATA SHEETS.

Page 78	CPIRB: 8 bit opcode should read "10111010"
Page 89	DBJNZ: Operation, 2nd line: "If Rc<0:7> ≠ 0"
Page 92	DI: Execution time should be 7 clock cycles
Page 96	El; As per Page 92.
Page 98	EXB, DA, SSO: bit 15 of address should be 0.
Page 120	LD, DA, X: Format of instruction should be op code followed by address followed by immediate operand.
Page 121	Delete line 4 of operation:
	description should read: "The immediate value in the instruction field, IM, is loaded into the lease significant bits of the destination. In the case of LDK, the destination is a general purpose word register designated by the Rd field of the instruction, and for LDB the destination is a byte register. Following LDK, the remaining bits of the destination register are cleared."
Page 125	LDB, DA, X Format of instruction should be opcode followed by address followed by immediate operand.
Page 125	LDB, all modes: Byte operand should be repeated in both halves of immediate word.
Page 125	LDB, DA, SLO Bit 15 of segment word should be 1.
Page 130	LDD: Rs and Rd fields should be swapped.
Page 131	LDDB: As per page 130
Page 132	LDDR: As per page 130
Page 133	LDDRB: As per page 130
Page 134	LDI: As per page 130
Page 135	LDIB: As per page 130
Page 136	LDIR: As per page 130
Page 137 Page 138 Page 140	LDIRB: As per page 130 LDL X SSO, SLO: Opcode should read 01011101 Rd≠0 Rs LDL IR, DA, X: Instruction format should be opcode followed by address followed by immediate operand.
Page 141	LDM, DA, SSO: bit 15 of address should be 0.
Page 146	MRES: Execution time should be 5 clock cycles.

```
Page 149
                     MULTL DA, SSO: Execution time should be 284 + 7n.
   Page 149
                     MULTL X, SSO:
                                     Execution time should be 284 + 7n.
   Page 153
                     OR, DA, SSO: bit 15 of address should be 0.
   Page 154
                     ORB, IM: Byte operand should be repeated in lower half of
                               immediate word.
   Page 161
                     OUTD: Line 3 of operation should be deleted
                                      Rd
   Page 166
                    POPL, DA, SSO: bit 15 of address should be 0.
  Page 168
                    PUSHL, IM: Opcode should read "00001101Rd1011"
  Page 175
                    RL should read 10110011 Rd 00b0
  Page 176
                    RLB: should read 10110010 Rd 00b0
  Page 177
                    RLC: should read 10110011 Rd 10b0
  Page 178
                    RLCB: should read 10110011 Rd 10b0
 Page 180
                   RR: should read 10110011 Rd 10b0
 Page 181
                   RRB: should read 10110010 Rd 01b0
 Page 182
                   RRC: should read 10110011 Rd 11b0
 Page 183
                   RRCB: should read 10110010 Rd 11b0
 Page 187
                   SC operation: non segmented operation, last two lines should read:
                   FCW ← (NPSAP <0:15> +12)
                   PC ← (NPSAP <0:15> +14)
                  segmented operation, last three lines should read:
                  FCW (NPSAP <0:22> +24)
                  PC SEGMENT --- (NPSAP <0:22> +26)
                  PC OFFSET \leftarrow (NPSAP <0:22> +28)
Page 216
                  SRAB: Execution time should real 13 + 3n.
Page 217
                  SRAL: As per page 216.
Page 222
                  SUBB, Register Mode Exection time should read 4 clock cycles.
Page 222
                  SUBB, IM:
                             Byte operand should be repeated in lower half of
                             immediate word.
```

Page 227	TESTB, X, SSO: Bit 15 of address should be 0.
Page 233	Description para. 4 last sentence: "The translated byte is read from the address and is loaded into the general purpose byte register RH1 for testing.
Page 234	As per 233.
Page 235	As per 233.
Page 236	As per 233
Page 239	XOR Execution time for DA and X should read 9, 10, 12, 10, 10, 13 clock cyctes respectively.
Page 240	XORB IM Byte operand should be repeated in lower half of immediate word.
Page 43	Second paragraph, fifth line. Delete three sentences beginning with "A byte transferred" through "special I/O operations."
Page 60	CALR Instruction. Last line of both "operation" sections should end with "- 2x displacement", not "+ 2x displacement." Tenth line of description should begin with "subtracted from", not "added to." Range should be +2048 to -2047 words.
Page 199, 200,201, 202,203	Change last paragraph to read "The instruction is identical in operation to the corresponding standard input instruction, except for the CPU status information."
Pp.210,211 212,213,214	Change last paragraph to read: "The instruction is identical in operation to the corresponding standard output instruction, except for the CPU status information."

ERRATA-AMZ8001/2 PROCESSOR INSTRUCTION SET

Page 7	Line 16, 17: "AmZ8002 PC will be automatically loaded from memory address 4 upon reset.
Page 10	Figure 5: bit 13 of FCW should be zero, not SE.
	Figure 6: bit 13 of FCW should be zero, not SE.
	bit 14 of FCW should S/N, not N/S.
Page 11	last para.line l,"The S/N bit " delete all 3rd para. "The stop enable "
Page 12	3rd para last line " loaded from location 2."
Page 15	2nd sentence: "When the CPU is reset for initialization this bit is set to "O", ie. refresh is disabled."
Páge 28	Figure 22A. 3rd box down should read ''PC OFFSET''
Page 37	First para. last sentence: "For example, in AmZ8001, four locations are used for segmentation error, four locations for system call trap and so on "
Page 39	Figure 29. Area labeled "SEGMENT TRAP" should read "UNUSED".
Page 50	P/V flag: "Set to 1 on arithmetic overflow. Reset otherwise.
Page 51	ADDB, IM: Operand should be repeated in lower half of immediate word.
	P/V flag: Set to 1 on arithmetic overflow. Reset otherwise.
Page 54	ANDB, IM: Operand should be repeated in lower half of immediate word.
Page 64	COM dst, (Register Mode) Execute cycles should read 7.
Page 65	As per page 64.
Page 68	CBP, IM: Operand should be repeated in lower half of immediate word.
Page 76	Mnemonic should read CPB. (Also change mnemonic above each box.)
Page 76	CBP, DA, SLO: bit 15 of segment word should be a 'l'.
Page 76	CPB, all modes Byte operand should be repeated in lower half of immediate word.



	CPIRB: 8 bit opcode should read "10111010"
Page 78	DBJNZ: Operation, 2nd line: "If Rc<0:7> ≠ 0"
Page 89	DBJNZ: Operation, 2nd Time. DI: Execution time should be 7 clock cycles
Page 92	
Page 96	El; As per Page 92.
Page 98	EXB, DA, SSO: bit 15 of address should be 0.
Page 120	LD, DA, X: Format of instruction should be op code followed by address followed by immediate operand.
Page 121	Delete line 4 of operation: "dst <8:152 < 0"
1030	description "The immediate value in the instruction should read: field, IM, is loaded into the lease significant bits of the destination. In the case of LDK, the destination is a general purpose word register destination,
	destination is a general pulpose motion, designated by the Rd field of the instruction, and for LDB the destination is a byte register. Following LDK, the remaining bits of the destination register are cleared."
	construction should be opcode followed by
Page 125	
Page 125	LDB, all modes: Byte operand should be repeated in both halves of immediate word.
 Page 125	LDB, DA, SLO Bit 15 of segment word should be 1.
Page 130	LDD: Rs and Rd fields should be swapped.
Page 131	LDDB: As per page 130
Page 132	LDDR: As per page 130 ·
Page 133	LDDRB: As per page 130
Page 134	LDI: As per page 130
Page 135	LDIB: As per page 130
Page 136	LDIR: As per page 130
Page 137	LDIRB: As per page 130
Page 140	LDL IR, DA, X: Instruction format should be opcode followed by address followed by immediate operand.
Page 141	LDM, DA, SSO: bit 15 of address should be 0.
	MRES: Execution time should be 5 clock cycles.
Page 146	Sucception time should be 5 clock cycles.

MSET: Execution time should be 5 clock cycles.

Page 147

```
Page 149
                   MULTL DA, SSO: Execution time should be 284 + 7n.
 Page 149
                   MULTL X, SSO:
                                   Execution time should be 284 + 7n.
 Page 153
                   OR, DA, $$0: bit 15 of address should be 0.
 Page 154
                             Byte operand should be repeated in lower half of
                             immediate word.
Page 161
                   OUTD: Line 3 of operation should be deleted
                                    Rd <0:15> ← Rd <0:15> -2
Page 166
                   POPL, DA, SSO: bit 15 of address should be 0.
Page 168
                   PUSHL, IM: Opcode should read "10010001Rd1001"
Page 175
                   RL: bit 3 of opcode should be 0.
Page 176
                   RLB: bit 3 of opcode should be 0.
Page 177
                   RLC: bit 3 of opcode should be 1.
Page 178
                   RLCB: bit 3 of opcode should be 1.
Page 178
                   RLCB: bit 1 of opcode should be 'b'.
Page 180
                  RR: bit 3 of opcode should be 0.
Page 181
                  RRB: bit 3 of opcode should be 0.
Page 182
                  RRC: bit 3 of opcode should be 1.
Page 183
                  RRCB: bit 3 of opcode should be 1.
Page 187
                  SC operation: non segmented operation, last two lines should read:
                  FCW ← (NPSAP <0:15> +12)
                  PC \leftarrow (NPSAP < 0:15 > +14)
                  segmented operation, last three lines should read:
                  FCW← (NPSAP <0:22> +24)
                  PC SEGMENT (NPSAP <0:22> +26)
                  PC OFFSET← (NPSAP <0:22> +28)
Page 216
                  SRAB: Execution time should real 13 + 3n.
Page 217
                  SRAL: As per page 216.
Page 222
                  SUBB, Register Mode Exection time should read 4 clock cycles.
Page 222
                  SUBB, IM:
                             Byte operand should be repeated in lower half of
```

immediate word.

<i>i</i>		

Page 227	TESTB, X, SSO: Bit 15 of address should be 0. Description para. 4 last sentence: "The translated byte is read from the address and is loaded into the general purpose byte register RHI for testing.
Page 234	As per 233.
Page 235	As per 233.
Page 236	As per 233 XOR Execution time for DA and X should read 9, 10, 12, 10, 10, 13
Page 239	XOR Execution time for by an acceptance of clock cycles respectively.
Page 240	clock cycles respectively. XORB IM Byte operand should be repeated in lower half of immediate word.

· •



ERRATA-AMZ8001/2 PROCESSOR INSTRUCTION SET

Page 7	Line 16, 17: "AmZ8002 PC will be automatically loaded from memory address 4 upon reset.
Page 10	Figure 5: bit 13 of FCW should be zero, not \$E.
	Figure 6: bit 13 of FCW should be zero, not SE.
	bit 14 of FCW should S/N, not N/S.
Page 11	last para.line 1,"The S/N bit " delete all 3rd para. "The stop enable "
Page 12	3rd para last line " loaded from location 2."
Page 15	2nd sentence: "When the CPU is reset for initialization this bit is set to "O", ie. refresh is disabled."
Páge 28	Figure 22A. 3rd box down should read "PC OFFSET"
Page 37	First para. last sentence: "For example, in AmZ8001, four locations are used for segmentation error, four locations for system call trap and so on "
Page 39	Figure 29. Area labeled "SEGMENT TRAP" should read "UNUSED".
Page 50	P/V flag: "Set to 1 on arithmetic overflow. Reset otherwise.
Page 51	ADDB, IM: Operand should be repeated in lower half of immediate word.
	P/V flag: Set to 1 on arithmetic overflow. Reset otherwise.
Page 54	ANDB, IM: Operand should be repeated in lower half of immediate word.
Page 64	COM dst, (Register Mode) Execute cycles should read 7.
Page 65	As per page 64.
Page 68	CBP, IM: Operand should be repeated in lower half of immediate word.
Page 76	Mnemonic should read CPB. (Also change mnemonic above each box.)
Page 76	CBP, DA, SLO: bit 15 of segment word should be a 'l'.
Page 76	CPB, all modes Byte operand should be repeated in lower half of immediate word.

Page 78	CPIRB: 8 bit opcode should read "10111010"
Page 89	DBJNZ: Operation, 2nd line: "If Rc<0:7> ≠ 0"
Page 92	DI: Execution time should be 7 clock cycles
Page 96	El; As per Page 92.
Page 98	EXB, DA, SSO: bit 15 of address should be 0.
Page 120	LD, DA, X: Format of instruction should be op code followed by address followed by immediate operand.
Page 121	Delete line 4 of operation: "dst $\langle 8, 15 \rangle \leftarrow \emptyset$ "
	description should read: 'The immediate value in the instruction field, IM, is loaded into the lease significant bits of the destination. In the case of LDK, the destination is a general purpose word register designated by the Rd field of the instruction, and for LDB the destination is a byte register. Following LDK, the remaining bits of the destination register are cleared."
Page 125	LDB, DA, X Format of instruction should be opcode followed by address followed by immediate operand.
Page 125	LDB, all modes: Byte operand should be repeated in both halves of immediate word.
Page 125	LDB, DA, SLO Bit 15 of segment word should be 1.
Page 130	LDD: Rs and Rd fields should be swapped.
Page 131	LDDB: As per page 130
Page 132	LDDR: As per page 130 ·
Page 133	LDDRB: As per page 130
Page 134	LDI: As per page 130
Page 135	LDIB: As per page 130
Page 136	LDIR: As per page 130
Page 137	LDIRB: As per page 130
Page 140	LDL IR, DA, X: Instruction format should be opcode followed by address followed by immediate operand.
Page 141	LDM, DA, SSO: bit 15 of address should be 0.
Page 146	MRES: Execution time should be 5 clock cycles.

Page 147 MSET: Execution time should be 5 clock cycles.

```
Page 149
                   MULTL DA, SSO: Execution time should be 284 + 7n.
Page 149
                   MULTL X, SSO:
                                   Execution time should be 284 + 7n.
Page 153
                   OR, DA, SSO: bit 15 of address should be 0.
Page 154
                   ORB, IM:
                             Byte operand should be repeated in lower half of
                             immediate word.
Page 161
                   OUTD: Line 3 of operation should be deleted
                                     Rd <0:15> ← Rd <0:15> -2
Page 166
                   POPL, DA, SSO: bit 15 of address should be 0.
Page 168
                  PUSHL, IM: Opcode should read "10010001Rd1001"
Page 175
                   RL: bit 3 of opcode should be 0.
Page 176
                   RLB: bit 3 of opcode should be 0.
Page 177
                   RLC: bit 3 of opcode should be 1.
Page 178
                   RLCB: bit 3 of opcode should be 1.
Page 178
                   RLCB: bit 1 of opcode should be 'b'.
Page 180
                   RR: bit 3 of opcode should be 0.
Page 181
                  RRB: bit 3 of opcode should be 0.
Page 182
                  RRC: bit 3 of opcode should be 1.
Page 183
                  RRCB: bit 3 of opcode should be 1.
Page 187
                  SC operation: non segmented operation, last two lines should read:
                  FCW \leftarrow (NPSAP < 0:15 > +12)
                  PC \leftarrow (NPSAP < 0:15 > +14)
                  segmented operation, last three lines should read:
                  FCW \leftarrow (NPSAP < 0:22 > +24)
                  PC SEGMENT \leftarrow (NPSAP <0:22> +26)
                  PC OFFSET \leftarrow (NPSAP <0:22> +28)
Page 216
                  SRAB: Execution time should real 13 + 3n.
Page 217
                  SRAL: As per page 216.
Page 222
                  SUBB, Register Mode Exection time should read 4 clock cycles.
Page 222
                  SUBB, IM: Byte operand should be repeated in lower half of
```

immediate word.



Page 227	TESTB, X, SSO: Bit 15 of address should be 0.
Page 233	Description para. 4 last sentence: "The translated byte is read from the address and is loaded into the general purpose byte register RHI for testing.
Page 234	As per 233.
Page 235	As per 233.
Page 236	As per 233
Page 239	XOR Execution time for DA and X should read 9, 10, 12, 10, 10, 13 clock cyctes respectively.
Page 240	XORB IM Byte operand should be repeated in lower half of immediate word.

